VLSI Implementation of Error Tolerance Scheme for DWT in JPEG 2000 Encoder
Abstract
The JPEG 2000 image compression standard i designed for a broad range of data compression applications. The discrete wavelet transformation (DWT), central to the signal analysis and important in the JPEG 2000, is quite susceptible to computerinduced errors. The errors can be spread to many output transform coefficients if the DWT is implemented by using lifting scheme. This paper proposes an efficient error tolerance scheme (ETS) to detect errors occurring in DWT and also implemented Pipeline based DWT in VLSI using Field Programmable Gate Array (FPGA). A pipelinebased DWT structure is also developed in this paper to speed up the error detection process. Some standard images are used as test samples to verify the feasibility of the proposed ETS design. Experimental results and comparisons show that the proposed ETS has good performance in error detection time and error tolerance capability.
Keywords
Full Text:
PDFReferences
Chun-Lung Hsu, Member, Yu-Sheng Huang, Ming-Da Chang, and Hung-Yen Huang,”Design of an Error-Tolerance Scheme for Discrete Wavelet Transform in JPEG 2000 Encoder”, IEEE Trans. May 2011.
D. Shin and S.K. Gupta, “A Re-Design Technique for Data path Modules in Error Tolerant Applications,” Proc. Asian Test Symp., pp. 431-437, Nov. 2008.
Y.H. Seo and D.W. Kim, “VLSI Architecture of Line-Based Lifting Wavelet Transform for Motion JPEG 2000,” IEEE J. Solid-State Circuits, vol. 42, no. 2, pp. 431-440, Feb. 2007.
T. Acharya and C. Chakrabarti, “A Survey on Lifting-Based Discrete Wavelet Transform Architectures,” J. VLSI Signal Processing Systems, vol. 42, no. 3, pp. 321-339, Mar. 2006.
H. Chung and A. Ortega, “Analysis and Testing for Error Tolerant Motion Estimation,” Proc. 20th IEEE Int’l Symp. Defect and Fault Tolerance in VLSI Systems, pp. 514-522, 2005.
M. Breuer, S. Gupta, and T. Mark, “Defect and Error Tolerance in the Presence of Massive Numbers of Defects,” IEEE Trans. Design Test Computers, vol. 21, no. 3, pp. 216-227, May/June 2004.
K.J. Cho, K.C. Lee, J.G. Chung, and K.K. Parhi, “Design of Low-Error Fixed-Width Modified Booth Multiplier,” IEEE Trans. Very Large Scale Integration Systems, vol. 12, no. 5, pp. 522-531, May2004.
L. Liu, N. Chen, H. Meng, L. Zhang, Z. Wang, and H. Chen, “A VLSI Architecture of JPEG 2000 Encoder,” IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 2032-2040, Nov. 2004
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.