Open Access Open Access  Restricted Access Subscription or Fee Access

Effects of Power Gating and Clock Gating with NBTI Tolerant Architecture in Combinatorial and Sequential Circuits

J. Christy Reshma, N. Suma


This paper presents design and implementation of power gating technique for combinatorial and sequential logic circuits. The trend for power reduction has been widely stated these days, the need is compensated in every way among them the best stated is the power gated technique which is best suitable in NBTI tolerant gates. The combinational and sequential circuits behave differently as one depends on clock and need extra attention. He clock circuits consume more power and so the effect of power gating is improved in the waiting and idle time periods. The experiment and comparison using hybrid NBTI tolerant effects are shown at the end and are executed in CADENCE analog environment VIRTUOSO. The results are tabulated for power gating in combinational circuit, the effect on sequential circuits will be discussed in future.


Clock Gating, Idle Time, Power Gating, Power Reduction.

Full Text:



Andrea Calimera, Enrico Macii, and Massimo Poncino. “Design Techniques for NBTI tolerant power gating Architectures” April 11, 2012 IEEE 249 – 253.

Wenping Wang, Shengqi Yang, Sarvesh Bhardwaj, Rakesh Vattikonda, Sarma Vrudhula, Frank Liu, Yu Cao. “the Impact of NBTI in Performance of Combinational and Sequential Circuits” DAC 2007, June 4–8, 2007

Jatin N. Mistry, Bashir M. Al-Hashimi, David Flynn and Stephen Hill, “sub clock power gating technique for minimizing leakage power during active mode” 2011 EDAA 7-9.

Leticia Bolzani Andrea Calimera Alberto Macii Enrico Macii Massimo Poncino, . Enabling Concurrent Clock and Power Gating in an Industrial Design Flow, 2009 EDAA.

M. A. Alam, B. C. Paul, K. Kang, H. Kufluoglu, and K. Roy,(2005) “Impact of NBTI on the temporal performance degradation of digital circuits,” IEEE Electron Device Lett., vol. 26, no. 8, pp. 560–562.

S. V. Adve, P. Bose, J. Srinivasan and J. A. Rivers(2004), “The impact of technology scaling on lifetime reliability,” in Proc. IEEE Int. Conf. DSN, pp. 177–186.

M. A. Alam(2008) “Reliability- and process-variation aware design of integrated circuits,” Microelectron. Reliab., vol. 48, no. 8/9, pp. 1114–1122.

C. H. Ang, G. Chen, M. F. Li, D. L. Kwong , and J. Z. Zheng(2002), “Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling,” IEEE Electron Device Lett., vol. 23, no. 12, pp. 734–736, Dec. 2002.

S. V. Kumar, C. H. Kim, and S. S. Sapatnekar,(2009) “Adaptive techniques for overcoming performance degradation due to aging in CMOS circuits,” in Proc. IEEE ASP-DAC, pp. 284–289.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.