Open Access Open Access  Restricted Access Subscription or Fee Access

Fault Tolerant Secured System Using Efficient ML Decoder/Detector

B. Lakshmi, R. Arunprasath


To prevent soft errors from causing data corruption, memories are typically protected with error correction codes. An advanced error correction codes are used when an additional protection is needed. The majority logic decoder/detector codes are used for memory application because of correcting large number of soft errors, less decoding time, area consumption. The EG-LDPC codes are suitable for error correction using majority logic decoder/detector. Because the EG-LDPC codes are small, powerful and easily implemented in terms of decoding latency and complexity and this design achieving very high data rate while minimizing complexity. The proposed improved majority logic decoder/detector to perform silent data error detection in simple way using additional error detection technique and also reducing the area of the majority gate using sorting network. Hence the decoding process uses less number of cycles, reduces the area and also reducing the power consumption.


EG-LDPC Code, Error Correction Codes, Majoritylogic Decoding, Memory

Full Text:



R. C. Baumann, “Radiation-induced soft errors in advanced semiconductor technologies,” IEEE Trans. Device Mater. Reliab., vol. 5, no. 3,pp. 301–316, Sep. 2005.

M. A. Bajura, Y. Boulghassoul, R. Naseer, S. DasGupta, A. F.Witulski,J. Sondeen, S. D. Stansberry, J. Draper, L. W. Massengill, and J. N., “Models and algorithmic limits for an ECC-based approachto hardening sub-100-nm SRAMs,” IEEE Trans. Nucl. Sci., vol.54, no. 4, pp. 935–945, Aug. 2007.

G. Boopathi raja Raja,Dr.M.Madheswaran, ”Design of improved majority logic fault dectector /corrector based on efficent LDPC codes”,International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering Vol. 2, Issue 7, July 2013

S. Ghosh and P. D. Lincoln, “Dynamic low- density parity check codesfor fault-tolerant nano-scale memory,” presented at the Foundations Nanosci. (FNANO), Snowbird, Utah, 2007.

[5] B. Vasic and S. K. Chilappagari, “An information theoretical framework for analysis and design of nanoscale fault-tolerant memories based on low-density parity-check codes,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 11, pp. 2438–2446, Nov. 2007.

H. Naeimi and A. DeHon, “Fault secure encoder and decoder for memory applications,” in Proc. IEEE Int. Symp. Defect Fault Toler. VLSI Syst., 2007, pp. 409–417.

H. Naeimi and A. DeHon, “Fault secure encoder and decoder for nanomemory applications,” IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol. 17, no. 4, pp. 473–486, Apr. 2009.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.