Open Access Open Access  Restricted Access Subscription or Fee Access

System Level Thermal Analysis of System-on-Programmable-Chip (SOPC) for various Heat Spreader Thickness

Krishna M. Viswanath, D.S. Harish Ram


The increase in scaling of technology feature size and increased levels of integration of FPGA based designs have resulted in high power-densities and temperatures. Increases in circuit density and clock speed in modern VLSI designs have brought their thermal issues into the spotlight. This paper focuses on analyzing the floorplan of FPGA Designs for temperature at System Level. The work incorporates synthesizing a NIOS-II soft-core based microprocessor system to run a Dhrystone benchmark application. The area of the generated microprocessor system is then heuristically estimated. With the estimated area, a Global Floorplan is extracted, whose thermal behavior is then analyzed using a Thermal Simulation Tool like HotSpot 5.0 for different heat spreader thicknesses. Analysis showed that the temperature distribution depends on the thickness of the heat spreader and the optimum range of the spreader thickness for the generated thermal-aware microprocessor system was obtained between 1mm to 1.2mm.


FPGA; SOPC; Thermal Analysis; Thermal-aware floorplan; Area Estimation; Global Floorplan; Heat Spreader.

Full Text:



D. Chen, J. Cong and P. Pan, “FPGA Design Automation: A Survey,” Foundations and Trends in Electronic Design Automation, vol. 1, no. 3, pp. 195-330, Nov 2006.

Pedram, M.; Nazarian, S.;“Thermal Modeling, Analysis, and Management in VLSI Circuits: Principles and Methods”, Proceedings of the IEEE Volume 94, Issue 8, Aug. 2006 Page(s):1487 – 1501

Wei Huang; Ghosh, S.; Velusamy, S.; Sankaranarayanan, K.; Skadron, K.; Stan, M.R.; “HotSpot: a compact thermal modeling methodology for early-stage VLSI design” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on Volume 14, Issue 5, May 2006 Page(s):501 – 51.

Link, G.M.; Vijaykrishnan, N.;“Thermal trends in emerging technologies”, in Quality Electronic Design, 2006. ISQED '06. 7th International Symposium on 27-29 March 2006 Page(s):8 pp. – 632

HotSpot 5.0 Documentation [Online], Available :

Altera Application Note : Thermal management for FPGAs, Feb’07

Sundararajan, P.; Gayasen, A.; Vijaykrishnan, N.; Tuan, T.; “Thermal Characterization and Optimization in Platform FPGAs”, in Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM International Conference on 5-9 Nov. 2006 Page(s):443 – 447

Siozios, K.; Soudris, D.;“A Novel Methodology for Temperature-Aware Placement and Routing of FPGAs” in VLSI, 2007. ISVLSI '07. IEEE Computer Society Annual Symposium on 9-11 March 2007 Page(s):55 – 60

J.-L. Tsai, C. C.-P. Chen, G. Chen, B. Goplen, H. Qian, Y. Zhan, S.-M. Kang, D.-F. Wong, and S. S. Sapatnekar, “Temperature-Aware Placement for SOCs,” Proceedings of the IEEE, Vol. 94, No. 8, pp. 1502 - 1518, August 2006.

Altera Design Examples [Online], Available :

Altera Cyclone-III Device Handbook, Altera Corporation, January 2010

Altera Quartus-II Handbook; Introduction to the Quartus® II Software, Version 9.1, Altera Corporation

Altera Quartus-II Handbook Version 9.1 Volume 4: SOPC Builder: Chapter1 - Introduction to SOPC Builder

Quilt 1.0 [Online], Available :

Dhrystone Benchmark [Online] Available :

Alan R. Weiss, “Dhrystone Benchmark: History, Analysis, "Scores" and Recommendations”, ECL Whitepaper, Nov 1 2002; Available :

W. Huang, K. Sankaranarayanan, K. Skadron, R. J. Ribando, and M. R. Stan. "Accurate, Pre-RTL Temperature-Aware Processor Design Using a Parameterized, Geometric Thermal Model." IEEE Transactions on Computers, 57(9):1277-88, Sept. 2008, DOI 10.1109/TC.2008.64

K. Skadron, K. Sankaranarayanan, S. Velusamy, D. Tarjan, M.R. Stan, and W. Huang. “Temperature-Aware Microarchitecture: Modeling and Implementation.” ACM Transactions on Architecture and Code Optimization, 1(1):94-125, Mar. 2004..


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.