Low Power Synthesis Methodology for Fixed Point FIR Filter Using LCCSE Method
K.Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. New York: Wiley, 1999.
D.R.Bull and D. H. Horrcks, ―Primitive operator digital filters,‖ Proc.Inst. Elect. Eng.—Circuits Devices Syst., vol. 138, no. 3, pp. 401-412,Jun. 1991.
A. G. Dempster and M. D. Macleod, ―Use of minimum-adder multiplier blocks in FIR digital filters,‖ IEEE Trans. Circuits Syst. II, Analog Digit.Signal Process., vol. 42, no. 9, pp. 569-577, Sep. 1995.
H.J. Kang and I.-C. Park, ―FIR filter synthesis algorithms for minimizing the delay and the number of adders,‖ IEEE Trans. Circuits Syst. II, AnalogDigit. Signal Process., vol. 48, no. 8, pp. 770-777, Aug. 2001.
A.Dempster et al., ―Designing multiplier blocks with low logic depth,‖in Proc. ISCAS, May 2002, vol. 5, pp. 773-776.
Y.Takahashi and M. Yokoyama, ―New cost-effective VLSI implementation of multiplierless FIR filter using common subexpression elimination,‖ in Proc. ISCAS, May 2005, vol. 2, pp. 1445-1448.
C.Yao et al., ―A novel common-subexpression-elimination method for synthesizing fixed-point FIR filters,‖ IEEE Trans. Circuits Syst. I, Reg.Papers, vol. 51, no. 11, pp. 2211-2215, Nov. 2004.
A. Hosangadi et al., ―Algebraic methods for optimizing constant multiplications in linear systems,‖ J. VLSI Signal Process. Syst., vol. 49, no. 1,pp. 31-50, Oct. 2007.
O. Gustafsson and L. Wanhammar, ―ILP modelling of the common sub-expression sharing problem,‖ in Proc. 9th IEEE ICECS, Dec. 2002, vol. 3,pp. 1171-1174.
S.Vijay et al., ―A greedy common subexpression elimination algorithm for implementing FIR filters,‖ in Proc. ISCAS, May 2007, pp. 3451- 3454.
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.