Open Access Open Access  Restricted Access Subscription or Fee Access

Hardware Efficient Transceiver Microcell Architecture of USB 2.0 for High Speed data Communication using FPGA

Zessha Mishra, Anil Kumar Sahu


In this paper USB2.0 transceiver architecture using innovative approach presented for high speed data communication. Implemented Universal Serial Bus (USB) Transceiver Macro cell is well suited for high speed data communication and also capable of handling data output relative to input as high as what USB2.0 demands. Design is implemented on hardware of a Spartan-3FPGA. High-speed to access peripheral interfaces like USB 2.0 is coded in Veriog HDL. Result shown paper hardware efficient and test bench verification is done.


USB.2.0, Transmitter, Receiver.

Full Text:



Babulu, K., &Rajan, K. S. (2008, July). FPGA Implementation of USB Transceiver Macrocell Interface with USB2. 0 Specifications. In Emerging Trends in Engineering and Technology, 2008. ICETET'08. First International Conference on (pp. 966-970). IEEE.

Jolfaei, F. A., Mohammadizadeh, N., Sadri, M. S., &FaniSani, F. (2009, December). High speed USB 2.0 interface for FPGA based embedded systems. In Embedded and Multimedia Computing, 2009. EM-Com 2009. 4th International Conference on (pp. 1-6). IEEE.

Guo, G., Li, Z., & Yang, F. (2011, July). Design of high speed pulse data acquisition system based on FPGA and USB. In Multimedia Technology (ICMT), 2011 International Conference on (pp. 5374-5376). IEEE.

Lun, C. C., bin Marzuki, A., & Wei, S. H. (2012, June). Analog front-end design implementation of USB2. 0 OTG Attach Detection Protocol. In Intelligent and Advanced Systems (ICIAS), 2012 4th International Conference on (Vol. 2, pp. 774-779). IEEE.

Szecówka, P. M., &Pyrzynski, K. J. (2012, September). USB receiver/transmitter for FPGA implementation. In Signals and Electronic Systems (ICSES), 2012 International Conference on (pp. 1-6). IEEE.

Pandey, M. K., Shekhar, S., Singh, J., Agarwal, G. K., &Saxena, N. (2013, July). A novel approach for USB2. 0 validation on System on Chip. In 2013 Fourth International Conference on Computing, Communications and Networking Technologies (ICCCNT) (pp. 1-4). IEEE.

Design of reusable software for USB host driver in embedded system 2010 International Conference on Computing, Control and Industrial Engineering Gaohua Liao, Quanguo Lu, Weizhong Zhang Nanchang Institute of Technology Nanchang, China

Zainalabedin Navabi “Vhdl Analysis and Modeling of Digital Systems” 2nd edition, McGraw- Hill, Hardcover,Published January 1998

William Stallings, “Data and Computer Communications”, McGraw-Hill Publications.

Andrew S.Tannenbaum,“Computer Networks”, Pearson publications.

Charles H Roth “Digital system using VHDL”.2 Nd edition, Thomson publication.

Stephen Brown, Zvonko Vranesic “Fundamentals Digital logic with VHDL design”. 2 nd edition, McGraw-Hill, Hardcover, Published July 2004


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.