Design and Simulation of Serial and Parallel PG-LDPC Decoder
Junho Cho, Member, IEEE, Jonghong Kim, and Wonyong Sung, Senior Member IEEE, (2010), “VLSI Implementation of a High-Throughput Soft-Bit-Flipping Decoder for Geometric LDPC Codes” IEEE Trans. Circuits Syst. I, Reg, Papers, Vol. 57, No.5, pp. 1083–1094
Fossorier.M.P.C, Mihaljevic.M,andImai.H,(1999), “Reduced complexity iterative decoding of low-density parity check codes based on belief propagation,” IEEE Trans. Commun., Vol. 47, No. 5, pp. 673–680
Jiang.M, Zhao.C, Shi.Z, and Chen.Y, (2005), “An improvement on the modified weighted bit flipping decoding algorithm for LDPC codes,” IEEE Commun. Lett. Vol. 9, No. 9, pp. 814–816.
Kou.Y, Lin. S, and Fossorier.M.P.C, (2001), “Low-density parity-check codes based on finite geometries: A rediscovery and new results,” IEEE Trans. Inf. Theory, Vol. 47, No. 7, pp. 2711–2736.
Kschischang. F. R., Frey.B.J, and H.-A. Loeliger, (2001), “Factor graphs and the sum–product algorithm,” IEEE Trans. Inf. Theory, Vol. 47, No.2, pp.498–519.
Zhang.J and Fossorier.M.P.C,(2004),“A modified weighted bit-flipping decoding of low-density parity-check codes,” IEEE Commun. Lett. Vol.8, No. 3, pp. 165-167.
Zhong.H, W.Xu, N. Xie, and T.Zhang, (2007), “Area-efficient min-sum decoder design for high-rate quasi-cyclic low-density parity-check codes in magnetic recording,” IEEE Trans. Magn., Vol. 43, No. 12, pp.4117–4122.
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.