Open Access Open Access  Restricted Access Subscription or Fee Access

Netlist to GDS-II Implementation with Effective QoR for Power Optimization and Flow for DSM Technology for ASIC

Manan Soni

Abstract


With semiconductor industry’s aggressive march towards submicron & Deep submicron technology, it is crucial for the IC design to understand the challenges posed by these potential technology changes. Expanding speed and many-sided quality of configuration gives a huge increment in power utilization in VLSI chips. Speed, power utilization and region are real issues in VLSI circuit. To meet these difficulties there are sure outline strategies which are utilized to lessen power. In this Paper I have perform whole Physical Design flow start from Floor Planning done Macro Placement, decide core area and utilization of block. Provide Power structure to block with ensure that each element can get power. Perform Placement of standard cells with power optimization constrain. Provide clock to each and every sequential elements in Clock Tree synthesis stage. Complete Routing stage with four step strategy with provides actual physical metal nets to component. And Optimization of power can be done by considering various components such as transistor sizing, multiple threshold voltages (MTCMOS), Clock gating Technique (use in CTS), Swapping of Cell into High voltage Threshold in non critical Path to Reduce leakage Power.


Keywords


Physical Design, Power, CMOS, Power Optimization, Leakage Power, Floor Planning, Power Planning, Placement, Clock Tree Synthesis, Routing.

Full Text:

PDF

References


Andrew B. Kahng, L. Markov and Jin Hu “VLSI Physical Design: From Graph Partitioning to Timing Closure” Publish Springer April 2011.

Sung-Mo (Steve) Kang and Yusuf Leblebici “CMOS Digital Integrated Circuits Analysis & Design” McGill-Hill Higher Education 3rd edition, April 2006.

Sadiq M. Sait and Habib Youssef “VLSI Physical Design Automation: Theory and Practice” Third Edition, World Scientific Publishing.

H.H.Chen and D.D. Ling, “Power Supply Noise Analysis Methodology for Sub Micron VLSI Chip Design,” in Proc.Design Automation Conf., June 1997.

Naveed A. Sherwani “Algorithms for VLSI Physical Design Automation” Third Edition, Kluwer Academic Publishers.

Khosrow Golshan “Physical Design Essentials, an ASIC Design Implementation Perspective”, Conexant Systems, Inc. Published by Springer April 2004.

Prakash Rashinkar, Peter Paterson and Leena Singh “System-On-Chip Verification Methodology and Techniques”, Conexant Systems, Inc. Published by Kluwer Academic Publishers, 2004.

M. Keating et al, “Low Power Methodology Manual for SOC Design”, Synopsys, Inc. & ARM Limited, Springer, New York, 2007..

Santarini, Michael, “Talking a bite out of power: techniques for low – power – ASIC design.” EDN, May 24, 2007.

Velicheti Swetha and S Rajeswari “Design and Power Optimization of MT - CMOS circuits using Power Gating Techniques”. Proc. of SPIE Vol. 2, Issue 8 (2013)..

Sukumar Jairam and Madhusudan Rao “Clock gating for power optimization in ASIC design cycle theory & practice”. Proc. of SPIE Vol. 6, Issue 5 (2008).

L. S. Nielsen “Power optimization for VLSI circuits and systems”. Proc. of SPIE 978-1-4244-5797-7 (2002).

H.H.Chen and D.D. Ling, “Power Supply Noise Analysis Methodology for Sub Micron VLSI Chip Design,” in Proc.Design Automation Conf., June 1997.

Mr. Praveen Kumar Gupta and Jagdeep Kaliraman “Optimization of Power Consumption in VLSI Circuit”. Proc. of SPIE volume 9, PP 62-66 (2014).

Andrew B. Kahng, L. Markov and Jin Hu “VLSI Physical Design: From Graph Partitioning to Timing Closure” Publish Springer April 2011.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.