Design of Low Power Multi bit VCO based Quantizer using 90nm Technology
Voltage Controlled Oscillator (VCO) based ADC is different from other Analog to Digital Converter (ADC). VCO quantizer within continuous time sigma delta ADC converted Analog input signal into timing information via VCO then quantized in time. This paper describes the Frequency to Digital Converter (FDC) based multi bit VCO quantizer using 90nm GPDK technology. FDC design using positive edge triggered D-flip flop and Gate Diffusion Input (GDI) technique based XOR gate. FDC based VCO quantizer reduced the effect of parasitic component. VCO based quantizer characteristic analyzed in terms of Signal to Noise Ratio (SNR), Signal to Noise Distortion Ratio (SNDR) and power dissipation. VCO based quantizer consumes 158µW power and has SNR 72dB with 1.2 supply voltage and 10MHz input bandwidth. VCO quantizer designed in Cadence Virtuoso and simulation done in Cadence spectre.
S. Yoder, MD Ismail and W. Khalil, “VCO-Based Quantizers Using Frequency-to-Digital and Time-to-Digital Converters,” SpringerBriefs in Electricaland Computer Engineering, pp. 9–29, 2011.
B. Yousefzadeh, MD Sharifkhani “An Audio Band Low Voltage CT-ΔΣ Modulatorwith VCO-Based Quantizer,” IEEE International Conference on Electronic, Circuits and system, pp. 232-235, 2011.
K. Reddy, S. Rao, R. Inti, B. Young, A. Elshazly, M. Talegaonkar and P. K. Hanumolu, “A 16mW 78dB-SNDR 10MHz-BW CT-ΔΣ ADC UsingResidue-Cancelling VCO-Based Quantizer,” IEEE Solid State Circuit Conference, pp. 152-154, February 2012.
Z. Matthew . Straayer and Michael H. Perrott, Member, “A 12-Bit, 10-MHz Bandwidth, Continuous-Time ΔΣ, ADC With a 5-Bit, 950-MS/s VCO-Based QuantizerMultiplexer and Pass Transistor Logic,” IEEE JOURNAL OF SOLID-STATE CIRCUITS, pp. 805-814,April 2008.
S. Park, H.Ryu, Eun-Taek Sung, and D. Baek, “A Multi-bit VCO-based Linear Quantizer with Frequencyto-current Feedback using a Switched-capacitor Structure,” IEIE Transactions on Smart Processing and Computing, pp. 145-148, June 2015.
R. Naiknaware and T. Fiez, “Time-Referenced Single-Path Multi-bit ΔΣ ADC using aVCO based Quantizer,” IEEE , 1999, pp. 32-35.
N. Narasimman and T. Tae-Hyoung Kim, “Design Challenges for VCO based ADCs for Ultra-Low Power Operation,” IEEE ISOCC,pp. 249-252, 2013.
Y.-H. Chuang, S.-H. Lee, R.-H. Yen and S.-L. Jang, “ A Low-Voltage Quadrature CMOS VCO Basedon Voltage-Voltage Feedback Topology,” IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, pp. 696-698, DECEMBER 2006.
S-L Jang, Chia-Wei Chang, Chih-Chieh Shih, andChing-Wen Hsue, “QUADRATURE VCO BASED ON ANLC-RING IN 0.18-lm CMOS TECHNOLOGY,” MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, pp. 474-477, February 2012.
E. Gutierrez, L. Hernandez andUlrich Gaier, Sergio Walter, Liang Zou, “A Low Power and Low Distortion VCO based ADCusing a Pulse Frequency Modulator,” IEEE, pp. 487-490, 2014.
H. Cheong Hor and L. Siek, “Review on VCO based ADC in Modern Deep Submicron CMOS Technology,” IEEEInternational Symposium on Radio-Frequency Integration Technology, pp. 86-88, 2012.
Fahmida Khatoon and Tarana A chandel, “Design of Ring VCO using Nine stages of Differential Amplifier,” International Journal of Research in Engineering and Technology, pp. 120-123, June 2014.
Anna George1, Chinju Skariah and Sofia S, “A Low Power Self-Healing VCO Using Frequency Divider for PLL,” Volume 2, Issue 1, IJREAT, pp. 1-5, March 2014.
Harvinder Singh Saluja, Abhishek Choubey and Abhishek Jain, “A Single Stage Source Coupled VCO in 0.18µm oupled VCO in 0.18µm CMOS Technologies with Low Power Consumption,” Volume 1, Issue 2, IJCTEE, pp. 1-4, 2015.
Praveen Kumar chakravarti1 and Rajesh Mehra, “Layout design of D Flip Flop for Power and Area Reduction,” International Journal of Scientific Research Engineering & Technology, pp. 154-158, March 2015.
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.