Implementation of 8 Bit Ripple Carry Adder and Serial Adder using Clocked Adiabatic Logic
Abstract
Keywords
Full Text:
PDFReferences
Nazrul Anuar, Yasuhiro Takahashi,4-bit ripple carry adder using two phase clocked adiabatic logic.978-1-4244-IEEE 2009
S. Kim, C.H. Ziesler, and M.C. Papaefthymiou, .Charge-recovery computing on silicon,. IEEE Trans. Computers, vol.54, no.6, pp.651.659, June 2005.
J. Marjonen, and M. Aberg, .A single clocked adiabatic static logic . a proposal for digital low power applications,. J. VLSI Signal Processing, vol.27, no.27, pp.253.268, Feb. 2001.
V.I. Starosel'skii, .Adiabatic logic circuits: A review,. Russian Microelectronics, vol.31, no.1, pp.37.58, 2002.
K.A. Valiev and V.I. Starosel'skii, .A model and properties of a thermodynamically reversible logic gate,. Mikroelektronika, vol.29, no.2, pp.83. 98, 2000.
V.I. Starosel'skii, .Reversible logic,. Mikroelektronika, vol.28, no.3, pp.213.222, 1999.
Y. Ye and K. Roy, .QSERL: Quasi-static energy recovery logic,. IEEE
J. Solid-States Circuits, vol.36, no.2, pp.239.248, Feb. 2001. N. Anuar, Y. Takahashi and T. Sekine, .Adiabatic logic versus CMOS for low power applications,. Proc. ITC.CSCC 2009, pp.302.305, Jul.
N. Anuar, Y. Takahashi and T. Sekine, .4-bit ripple carry adder of twophase clocked adiabatic static CMOS logic: a comparison with static CMOS,. Proc. IEEE ECCTD 2009, pp.65.68, Aug. 2009.
N. Anuar, Y. Takahashi and T. Sekine, Adiabatic logic versus CMOS for low power applications,. Proc. ITC.CSCC 2009, pp.302.305, Jul.2009.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.