Open Access Open Access  Restricted Access Subscription or Fee Access

Design of Various PFD and Charge-Pump Architectures for a PLL- a Survey

V. Anoor Dharani, G. Divya, N. Esack, M.Gokul Raj, Dr H. Mangalam, N.K Anushkannan


With the advent of portable and high-density microelectronic devices, the power dissipation of very large scale integrated (VLSI) circuits is becoming a critical concern. Accurate and efficient power estimation during the design phase is required in order to meet the power specifications without a costly redesign process. This paper presents the survey of the performance of several architectures for the Phase Frequency Detector (PFD) and Charge Pump (CP). PFD plays a significant role on the whole Phase Locked Loop system (PLL). PFD has an advantageous function over the Phase detector (PD) and Frequency detector (FD) by detecting phase and frequency detection at a time. The performance of charge pumps depends heavily on the ability to efficiently generate high voltages on-chip while meeting stringent power and area requirements.


Phase Frequency Detector, Charge Pump.

Full Text:



Jayashree Nidagundi,Harish desai,“Design and Implemetation of low power phase frequency detector”,IJSET,vol.2 Issue 3,pp.160-163 April 2013.

MozhganMansuri,Dean Liu, “Fast Frequency Acquistion Phase frequency Detectors for Gsample/s phase locked loops”,IEEE journal of solid state circuits,vol.37,No.10,oct 2002.

Md Monirul Islam and Ankit shivhare, “The design of a low power floating gate based phase frequency detector and charge pumpImplementation ”International Journal of VLSI design andcommunicationsystems(VLSICS) vol.4,No.2,April 2013.

VaijayantiLule and V.G.Nasre, “Low power 0.18um CMOS Phase frequency detector”,IJETAE vol.2,Issue 7,July 2012.

Jyoti Gupta,Ankur Sangal, “High speed CMOS charge pump circuit for PLL application using 90nm CMOS technology”,Middle East journal of Scientific and Research,2012.

Xintain Shi,Kilian Imfeld,Steve tanner, “A low jitter and low power CMOS PLL for Clock Multiplication”,IEEE Esscirc_Mixed signal high voltage and high power circuits7,2006.

Woogeun, “Design of high performance CMOS charge pumps in phase locked loops, IEEE,1999.

Ching-Lung Ti,Yao-Hong Liu, “A 2.4-Ghz Fractional-N with a PFD/CP Linearization and an Improved CP circuit”,IEEE,2008.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.