Open Access Open Access  Restricted Access Subscription or Fee Access

Design and Implementation of High Speed Fir Filters Using DA Algorithm

Ravinder Kaur, Ashish Raman, Hardev Singh, Jagjit Malhotra


Distributed Arithmetic (DA) is a high speed multiplication technique used for implementation of digital filters. The complicated multiplication-accumulation operation is converted to the shifting and adding operation when the DA algorithm is directly applied to realize FIR filter. In this paper the distributed arithmetic based design scheme for non recursive DSP systems requiring high speed computing is designed. Implementation for FPGAs has been done on Spartan 3E series FPGA, target device (XC3S500E) from Xilinx. A significant decline in delay is reported for an FIR filters from 8.188ns to 4.778ns using DA algorithm.


Distributed Arithmetic (DA), Finite Impulse Response (FIR), Field Programmable Gate Array (FPGA).

Full Text:



A. Peled and B.Liu. "A New Hardware Realizalion of Digital Fillers", IEEE Trans. On ASSP, vol. 22, no. 6, pp. 456-462, 1974.

Meyer-Baese U, Digital signal processing with field programmable gate arrays, second edition Springer, 2001.

J. G. Proakis and D. G. Manolakis, Digital Signal Processing: Principles,Algorithms and Applications, Upper Saddle River, NJ, Prentice- Hall,1996.

A. Antoniou, Digital Filters: Analysis, Design, and Applications, NewYork, McGraw-Hill, 1993.

S. A. White, “Applications of the distributed arithmetic to digital signal processing: tutorial review”, IEEE ASSP Mag., vol. 6, no. 3, pp. 5–19,1989.

A. Croisier, D. J. Esteban, M. E. Levilion, and V. Rizo, “Digital filter for PCM encoded signals”, IEEE Transactions on Computers, vol.C22, no. 4, pp. 338-347, 1973.

J. P. Choi, S.C. Shin, and J.G. Chung, “Efficient ROM size reduction for distributed arithmetic”, Proc. IEEE Int. Symp. Circuits Syst. (ISCAS),vol. 2, pp. 61–64, 2000

H. Yoo and D. V. Anderson, “Hardware-efficient distributed arithmetic architecture for high-order digital filters”, Proc. IEEE Int. Conf.Acoustics, Speech, Signal Processing (ICASSP), vol. 5, pp. 125–128,2005

C.F. Chen, “Implementing FIR filters with distributed arithmetic”, IEEE Trans. Acoust., Speech, Signal Process, vol. 33, no. 5, pp. 1318–1321,1985

H.R. Lee, C.W. Jen, and C.M. Liu, “On the design automation of the memory-based VLSI architectures for FIR filters”, IEEE Trans. Consum.Electron. vol. 39, no. 3, pp. 619–629, 1993.

K. Nourji and N. Demassieux, “Optimal VLSI architecture for distributed arithmetic-based algorithms”, Proc. IEEE Int. Conf.Acoustics, Speech, Signal Processing (ICASSP), vol. 2, pp. 509–512,1994

M. Mehendale, S. D. Sherlekar, and G.Venkatesh, “Area-delay tradeoff in distributed arithmetic based implementation of FIR filters”, Proc. 10th Int. Conf. VLSI Design, pp. 124–129, 1997

S.S. Jeng, H.C. Lin, and S.M. Chang,“FPGA implementation of FIR filter using M-bit parallel distributed arithmetic”, Proc. IEEE Int. Symp.Circuits Systems (ISCAS), pp. 875-878, 2006.

D. J. Allred, H. Yoo, V. Krishnan, W. Huang, and D. V. Anderson, “LMS adaptive filters using distributed arithmetic for high throughput”, IEEE Trans. Circuits Syst.., vol. 52, no. 7, pp. 1327–1337, 2005.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.