Open Access Open Access  Restricted Access Subscription or Fee Access

Energy-Efficient Arithmetic Applications of CMOS Full-Adders

D. Mathavan, M. Ashokkumar, N. Tamizh Selvan


Low power VLSI circuits have become important criteria for designing the energy efficient electronic designs for high performance and portable devices .The multipliers are the main key structure for designing an energy efficient processor where a multiplier design decides the digital signal processors efficiency. In this paper, 4*4 Wallace tree multiplier architecture is being designed by using 1-bit full adders following various logic styles. The full adders have been designed using various logic styles following a unique pattern of structure to improve their performance in various means like less transistors, low power, minimal delay, reduced area and increased power delay product. The various types of adders used in our paper are complementary mosfet (CMOS) style, double-pass transistor (DPL) style, swing-restored complementary (SR-CPL) pass logic style. The main objective of our work is to calculate the average power, delay and power delay product of various 1-bit full adders following various logic styles at 2.5v supply voltage with Vmin of 0v at 25c temperature with 6.00μm technology and simulating them with DSCH2 of Microwind tool. An Wallace tree multiplier architecture is designed using full adder structure alone and then the above said various full adder logic style adders are replaced in the multiplier architecture and then their outputs are generated, such that their average power are calculated.


Area, Delay, Full Adder, Logic Styles, Average Power

Full Text:



C.S.wallace, “A Suggestion for a fast multiplier” IEEE Trans.Elechon.con@.,vol.EC-13,pp.14- 17,Feb.1964

Lixin Gao,” High Performance Complementary Pass Transistor Logic Full Adder”, 2011 International Conference on Electronic & Mechanical Engineering and Information Technology ,pp-4306-4309,12-14 August, 2011

D. Radhakrishnan, “Low-voltage low-power CMOS full adder,” IEEE Proc. Circuits Devices Syst., vol. 148, no. 1, pp. 19–24, Feb. 2001.

Mariano Aguirre-Hernandez and Monico Linares-11Arithmetic Applications” IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 19, NO. 4, pp.718-721,APRIL 2011.

M. Zhang, J. Gu, and C. H. Chang, “A novel hybrid pass logic with static CMOS output drive full-adder cell,” in Proc. IEEE Int. Symp.Circuits Syst., May 2003, pp. 317–320.

S. Goel, A. Kumar, and M. Bayoumi, “Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14,no. 12, pp. 1309–1320, Dec. 2006.

R. Zimmerman and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic,” IEEE J. Solid-State Circuits, vol. 32, no.7, pp. 1079–1090, Jul. 1997


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.