Open Access Open Access  Restricted Access Subscription or Fee Access

Enhanced LUT for Modified Distributed Arithematic Architecture - FIR Filter

N. Vivek, K. Anusudha

Abstract


This paper presents Enhanced LUT for Modified Distributed Arithmetic Architecture for efficient implementation of finite impulse response (FIR) filter. This technique consists of shift registers, Look Up Table (LUT) and accumulator. Based on this technique, multipliers in Fir filter are replaced with LUT. Multiplications are performed using shift operation. Performance analysis of various filter orders with filter coefficients (with Kaiser Window technique) are synthesized using Verilog HDL.

Keywords


Finite Impulse Response (FIR), Distributed Arithmetic, Look Up Table(LUT), Acumulator, Shift Registers, Configurable Logic Blocks (CLBs), Canonic Sign Digit (CSD)

Full Text:

PDF

References


M.Keerthi,,S.NagakishoreBhavanam,Jeevan Reddy K, “Distributed Arithmetic for FIR Filter Implementation on FPGA”, International Journal Of Engineering Research & Technology (IJERT)”, Vol.1, Issue.9, pp 1-8, November 2012

Zhou, Yajun, and Pingzheng Shi, “Distributed Arithmetic for FIR Filter implementation on FPGA”, Proc. IEEE on International Conference in Multimedia Technology (ICMT), 2011 on, pp. 294-297, 2011.

Yajun Zhou, pingzheng Shi, “Distributed Arithmetic for FIR Filter Implementation On FPGA” , IEEE International Conference on Communications, Circuits and Systems(ICCCAS), pp. 620-623, July 2007.

Narendra Singh Pal, Harjit Pal Singh, R.K.Sarin, Sarabjeet Singh, “Implementation of High Speed FIR Filter using Serial and Parallel Distributed Arithmetic Algorithm” International Journal of Computer Applications, Volume 25– No.7, July 2011

R , Nathiya R , “Realization Of Fir Filter Using Modified Distributed Arithmetic Architecture” , An International of Journal Signal & Image Processing(SIPIJ) Vol.3, No.1, February 2012

JiafengXie, Jianjun He, Guanzheng Tan, “FPGA Realization of FIR filters for high-speed andmedium-speed by using modified distributed arithmetic architectures”, Microelectronics journal, 41(2010) 365-370.

Partrick Longa, Ali Miri, “Area-Efficient Fir Filter Design on FPGAs using Distributed Arithmetic”, IEEE International Symposium on Signal Processing and Information Technology, pp: 248-252, 2006.

Meher P K, Chandrasekaran S et al , “ FPGA Realiazation of FIR Filters by efficient and flexible Systolization using Distributed Arithematic , IEEE Trans. on Signal Processing, Vol. 56,no. 7, pp.3009-3017,Jul 2008.

S.A White, “Applications of the Disributed Arithematic to Digital Signal Processing :A tutorial review”, IEEE ASSP Mag., vol. 44,no.3,pp.5-19,Jul.1989.

Jung –Pil Choi,Seung-cheol Shin and Jin-Gyun Chung, “Eficient Rom Size Reduction For Distributed Arithematic,”in Proc.IEEE Int. Symp.Cricuits Syst.(ISCAS),May 2000,Vol. 2, pp. v/125-v/128.

Mohmed al mahdi Estawie and Masurie Bin Othman,”An Algorithm Proposed for FIR Filter Coedffients Representation “ Interational Journal of Mathematics and Computer Sciences 2008,pp24-30.

Heejoong Yoo, David V.Anderson, “Hardware-Efficent Distributed Arithematic Arichecture For High Order Digital Filters” ,IEEE International Conference on Acoustics,Speech and Processing,Vol.5,pp:125-128,March 2005.

Wangdian, Xingwang Zhuo, “Digital Systems Applications and Design Based On Verilog HDL” ,Beijin:National Defence Industry press.2006.

Samir Palnitkar, “Verilog HDL A guide to Degital Design and Synthesis” Second Edition-2007

Xia Yu-wen,Digital System Design with Verilog[M],2nd Edition Beijing:Higher Education Press,2008,pp-102-103.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.