Email this article 
Open Access
Subscription or Fee Access
Design and Implementation of On-Chip Crosstalk Avoidance CODEC using FPF-CAC
Abstract
Now a day’s VLSI has become the backbone of all types of designs, and in deep sub-micrometer designs the interconnect delay playing vital role in limiting the circuit performance. The same is also limited by crosstalk in an on-chip bus and is highly dependent on the data patterns transmitted on the bus. Till now different crosstalk avoidance coding schemes have been proposed to boost the bus speed and/or reduce the overall energy consumption. Though there are many coding techniques, none of them has been successful in giving a perfect mechanism in mapping of datawords to codewords for CODEC design. It was found that this is mainly due to the nonlinear nature of the crosstalk avoidance codes (CAC). Due to the lack of practical CODEC construction schemes, it has overburdened the use of such codes in practical designs. This work presents guidelines for the CODEC design of the “forbidden pattern free crosstalk avoidance code” (FPF-CAC). The properties of the FPF-CAC have been analyzed and it is showed that mathematically, a mapping scheme exists based on the representation of numbers in the Fibonacci numeral system. The First proposed CODEC design offers a near-optimal area overhead performance. An improved version of the CODEC is then presented, which achieves theoretical optimal performance. The work has been done in investigating the implementation details of the CODECs, including design complexity and the speed. Optimization schemes are provided to reduce the size of the CODEC and improve its speed. With the proposed technique the delay has been reduced with reference to coded and uncoded bus for different widths.
Keywords
References
P. Sotiriadis and A. Chandrakasan, “Low power bus coding techniques considering inter-wire capacitance,” in Proc. IEEE-CICC, 2000, pp. 507–510.
K. Kim, K. Baek, N. Shanbhag, C. Liu, and S.-M. Kang, “Coupling driven signal encoding scheme for low-power interface design,” in Proc. IEEE/ACM Int. Conf. Comput.-Aided Des., Nov. 2000, pp. 318–321.
M. Mutyam, “Preventing crosstalk delay using Fibonacci representation,” in Proc. Int. Conf. VLSI Des., 2004, pp. 685–688.
S. R. Sridhara, A. Ahmed, and N. R. Shanbhag, “Area and energyefficient crosstalk avoidance codes for on-chip busses,” in Proc. ICCD, 2004, pp. 12–17.
C. Duan, A. Tirumala, and S. P. Khatri, “Analysis and avoidance of cross-talk in on-chip bus,” in Proc. 9th Symp. High Perform. Interconnects (HOTI), 2001, pp. 133–138.
B. Victor and K. Keutzer, “Bus encoding to prevent crosstalk delay,” in Proc. ICCAD, 2001, pp. 57–63.
S. P. Khatri, “Cross-talk noise immune VLSI design using regular layout fabrics,” Ph.D. dissertation, Dept. Elect. Eng. Comput. Sci., Univ. California Berkeley, Berkeley, 1999.
C. Duan and S. P. Khatri, “Exploiting crosstalk to speed up on-chip busses,” in Proc. Conf. Des. Autom. Test Eur., 2004, pp. 778–783.
C. Duan, K. Gulati, and S. P. Khatri, “Memory-based cross-talk canceling CODECs for on-chip busses,” in Proc. ISCAS, 2006, pp. 1119–1123.
J. Ma and L. He, “Formulae and applications of interconnect estimation considering shield insertion and net ordering,” in Proc. ICCAD, 2001, pp. 327–332.
H. Kaul, D. Sylvester, and D. Blauuw, “Active shielding of RLC global interconnects,” in Proc. 8th ACM/IEEE Int. Workshop Timing Issues Specification Synth. Digit. Syst., 2002, pp. 98–104.
A. B. Kahng, S. Muddu, E. Sarto, R. Sharma, “Interconnect tuning strategies for high performance ICs,” Proc. Design, Automation and Test in Europe (DATE), pp. 471–478, 1998.
Selective Shielding: A Crosstalk – Free Bus Encoding Technique.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.