An Energy-Efficient L2 Cache Architecture Using Way Tag Information under Write-Through Policy
Abstract
Keywords
Full Text:
PDFReferences
G. Konstadinidis, K. Normoyle, S. Wong, S. Bhutani, H. Stuimer, T. Johnson, A.Smith, D. Cheung, F. Romano,S. Yu, S. Oh,V.Melamed, S. Narayanan, D. Bunsey, C. Khieu, K. J. Wu, R. Schmitt, A. Dumlao, M.Sutera,J.Chau,andK.J.Lin,“Implementationofathird-generation 1.1-GHz 64-bit microprocessor,” IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1461–1469, Nov. 2002.
S. Rusu, J. Stinson, S. Tam, J. Leung, H. Muljono, and B. Cherkauer, “A1.5-GHz130-nmitanium2processorwith6-MBon-dieL3cache,” IEEEJ.Solid-StateCircuits, vol.38, no.11, pp.1887–1895, Nov.2003.
D. Wendell, J. Lin, P. Kaushik, S. Seshadri, A. Wang, V. Sun- dararaman, P. Wang, H. McIntyre, S. Kim, W. Hsu, H. Park, G. Levinsky, J. Lu, M. Chirania, R. Heald, and P. Lazar, “A 4 MB on-chip L2 cache fora 90 nm 1.6GHz64bit SPARC microprocessor,” in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 66–67.
S. Segars, “Low power design techniques for microprocessors,” in Proc. Int. Solid-State Circuits Conf. Tutorial, 2001, pp. 268–273.
A. Malik, B. Moyer, and D. Cermak, “A low power uni fied cache ar- chitecture providing power and performance flexibility,” in Proc. Int. Symp. Low Power Electron. Design, 2000, pp. 241–243.
D.Brooks, V.Tiwari, andM.Martonosi,“Wattch:Aframeworkforar- chitectural-levelpoweranalysisandoptimizations,”inProc.Int.Symp. Comput. Arch., 2000, pp. 83–94.
J.Maiz, S.hareland, K.Zhang, andP.Armstrong,“Characterizationof multi-bit soft error events in advanced SRAMs,” in Proc. Int. Electron Devices Meeting, 2003, pp. 21.4.1–21.4.4.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.