Open Access Open Access  Restricted Access Subscription or Fee Access

An Area Efficient Hard Decision Viterbi Decoder for Software Defined Radio Receiver

S. Kayalvizhi, R. Chitra

Abstract


Viterbi decoder is working in wireless communications to decode the convolutional codes; those codes are used in every robust digital communication system. Such decoders are complex and waste large amount of power. In software defined radio receiver, field programmable gate array is considered as a highly configure option for software defined radio receiver is described using verilog code in Xilinx software. In this paper, used modification viterbi decoder for this reason reduced power and reduces number of slices, ACS, flip flops that can be implemented on FPGA. In this paper, a low power, adaptive viterbi decoder for SDR receiver is described using a verilog code and used constraint length is 9. The proposed design is implemented on Xilinx Spartan 3e.


Keywords


Viterbi Decoder, FPGA, Software Defined Radios, Verilog Code.

Full Text:

PDF

References


M. Cummings and S. Huruyama, “FPGA in the Software Radio,” IEEE Comm Magazine, volume: 37, no. 2, pp. 108-112, February 1999.

Xilinx Inc., Virtex-6 SXT for DSP and memory-intensive applications with low-power serial connectivity, http://www.xilinx.com/products/v6s6.htm. Last visited: April. 2009.

A.J. Viterbi, “Convolutional codes and their performance in communication systems,” IEEE Trans. Commun., vol. COM-19, pp. 751-772, Oct., 1971.

B. Sklar, “Digital Communication Fundamentals and Applications,” Prentice Hall, Englenwood Cliffs, New Jersey, 2000, Part 2 chapter 7.

GSM 05:03: “Channel coding”, Version 8.9.0 Release 1999.

GSM 03.64: “Overall description of the GPRS radio interface; Stage 2” Version 8.12.0. Release 1999.

IEEE Std 802.16e-2005: “Part 16: Air interface for Fixed and Mobile Broadband Wireless Access Systems”.

Sherif Welsen Shaker, Salwa Hussien Elramly, Khaled Ali Shehata, “FPGA Implementation of a Configurable Viterbi Decoder for Software Radio Receiver”, IEEE 44th annual Systems Readiness Technology Conference, AUTOTESTCON 2009, Anaheim, California, 14-17 September 2009.

Maunu, J.; Laiho, M.; Paasio, A., “Performance analysis of BMC and Decision Units in the differential analog Viterbi decoder”, IEEE 25th Norchip Conference, Aalborg, Denmark, Volume, Issue, 19-20 Nov. 2007 Page(s):1 – 4.

Kamuf, M. Owall, V. Anderson, J.B., “Survivor Path Processing in Viterbi Decoders Using Register Exchange and Trace forward”, IEEE Trans on Circuits and Systems II: Express Briefs, vol. 54, Issue 6, pp. 537-541, June 2007.

J. Oh and M. Pedram., “Gated clock routing for low-power microprocessor design”, IEEE Transactions on Computer-Aided Design, June 2001.

Sherif Welsen Shaker, Salwa Hussien Elramly, Khaled Ali Shehata, “FPGA Implementation of a Reconfigurable Viterbi Decoder for WiMAX Receiver”. IEEE 21st International Conference on Microelectronics, ICM 2009, Marrakech, Morocco, 19-22 December 2009.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.