Enabling Congestion Avoidance Mechanism in Input Queued Switch Architecture by Eliminating HOL Blocking
Abstract
Keywords
Full Text:
PDFReferences
Advanced switching core architecture specification. Available at http://www.asi-sig.org/specifications for ASI SIG.T. Anderson, S. Owicki, J. Saxe, and C. Thacker.
High-speed switch scheduling for localarea networks. ACM Transactions on Computer Systems, 11(4):319–352, Nov 1993
Alejandro Martı´nez, Pedro J. Garcı´a J.Alfaro, Jose´ L.Sa´nchez, Jose´ Flich, Francisco J. Quiles, a Jose´Diatom “A Switch Architecture Guaranteeing QoS Provision and HOL Blocking Elimination "Parallel and distributed systems, vol. 20, no. 1, January 2009
W. J. Dally, P. Carvey, and L. Dennison. The avici Terabit switch/router. Proc. Hot Interconnects 6, Aug 1998
J. Duato,I.Johnson,J. FlichF. Naven, P. J Garcia, and T. Nachiondo. A new scalable and cost-effective congestion management strategy for lossless multistage interconnection networks. Proc. 11th International Symposium on HighPerformance Computer Architecture (HPCA05), pages 108–119 ,2005
P. J. Garcia, J. Flich, J. Duato, I. Johnson, F. Quiles, and F. Naven. Efficient scalable congestion management for interconnection networks. IEEE Micro, 26(5):52–66, Sep 2006.
P.J. Garcia et al., “Dynamic Evolution of Congestion Trees: Analysis and Impact on Switch Architecture,” Proc. Int’l Conf. High Performance Embedded Architectures & Compilers (HiPEAC 2005), LNCS 3793, Springer, 2005, pp. 266-285.
InfiniBand Architecture specification Volume 1, Release 1.0, InfiniBand Trade Assoc., Oct. 2000
M. Karol, M. Hluchyj, and S. Morgen. Input versus output queuing on a space division switch. IEEE Transactions on Communications, 35(12):1347–1356, 1987.
J. Liu, K. G. Shin, and C. C. Chang. Prevention of congestion in packet-switched multistage interconnection networks. IEEE Trans. on Parallel and Distributed Systems, 6(5), May 1995.
P. Lopez and J. Duato, .Deadlock-Free Adaptive Routing Algorithms for the 3D-Torus: Limitations and Solutions., in Proc. Parallel Architectures and Languages Europe 93, June 1993.
S. L. Scott and G. S. Sohi. The use of feedback in multiprocessors and its application to tree saturation control. IEEE Trans. on Parallel and Distributed Systems, 1(4), October 1990.
L. Shang, L. S. Peh, and N. K. Jha. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proc. of 9th. Int. Symp. on High Performance Computer Architecture, February 2003.
A. Singh,W. J. Dally, B. Towles, and A. K. Gupta. Globally adaptive load-balanced routing on tori. Computer Architecture Letters, 3(1), July 2004.
SSP homepage. http://ginger.hpl.hp.com/research/itc/csl/ssp/.
Y. Tamir and G. Frazier. Dynamically-allocated multi-queue buffers for vlsi communication switches. IEEE Trans. On Computers, 41(6), June 1992.
M. Thottetodi, A. Lebeck, and S. Mukherjee. Self-tuned congestion control for multiprocessor networks. In Proc. Of 7th. Int. Symp. on High Performance Computer Architecture, February 2001.
W. Vogels and et al. Tree-saturation control in the ac3 velocity cluster interconnect. In Proc. 8th Conference on Hot Interconnects, August 2000.
M. Wang, H. J. Siegel, M. A. Nichols, and S. Abraham. Using a multipath network for reducing the effects of hot spots. IEEE Trans. on Parallel and Distributed Systems, 6(3), March 1995.
C. Q. Yang and A. V. S. Reddy. A taxonomy for congestion control algorithms in packet switching networks. IEEE Network, 9(5), July/August 1995.
P. Yew, N. Tzeng, and D. H. Lawrie. Distributing hot-spot addressing in large-scale multiprocessors. IEEE Trans. On Computers, 36(4), April 1987
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.