Design and Optimization via Graphical Optimization Method of an Injection-Locked Frequency Divider in 0.35 µm Process
This paper proposes a wide tuning Injection-Locked Frequency Divider (ILFD) and describes its operation principle. The circuit is made of a differential CMOS-tank oscillator in 0.35 µm process and is based on the direct injection topology. A theoretical prediction of the Locking range is developed and a graphical optimization of the circuit is done. The simulated results obtained with optimum parameter sizing show that at 2.5 V supply voltage, the divider free-running frequencies are from 2.27 to 2.53 GHz. The locking range of the proposed ILFD is about 548 MHz from the incident frequency 4.524 to 5.074 GHz. The power consumption is 9 mW and the phase noise of the locked output is -128.6 dBc/Hz at 1 MHz offset frequency.
J. Lee, and B. Razavi, “A 40 GHz frequency divider in 0.18 µm CMOS technology,” in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2003, pp.259-262.
J. Craninckx, and M. Steyaert, “A 1.75 GHz/3 V dual-modulus divide-by-128/129 prescaler in 0.7 µm CMOS,” in Proc. ESSCIRC, Sep.1995, pp. 254-257.
D. Pfaff, and Q. Huang, “A quarter-micron CMOS 1 GHz VCO/prescaler-set for very low power applications,” in IEEE Custom Integrated Circuits Conf. Dig. Tech. Papers, May. 1999, pp. 649-652.
R. Huntoon, and A. Weiss, “Synchronization of oscillators,” Proc. IRE, vol.35, Dec. 1947, pp. 1415-1423.
F. Badets, Y. Deval, J-B. Bégueret, A. Spataro, and P. Fouillat, “A 2.7 V 2.64 GHz Fully Integrated Synchronous Oscillator for WLAN applications”, in Proc. of the 25th European Solid-State Circuits Conf, Sep.1999, pp. 508-513.
H.Wu, and A. Hajimiri, “A 19 GHz 0.5mW 0.35 µm CMOS frequency divider with shunt-peaking locking-range enhancement,” in ISSCC Tech. Dig, Feb. 2001, pp. 412–413.
S. –H. Lee, Y. –H. Chuang, J.-J. Chao, J. –F. Lee, and M. –H. Juang, “A
Low Power Injection Locked LC-Tank Oscillator With Currest Reused Topology,” IEEE Microwave and Wireless Components Letters, vol. 17,
No. 3, Mar. 2007, pp.220-222.
M. Tiebout, “A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider,” IEEE J. Solid-State Circuits,vol. 39, no. 7, Jul. 2004, pp. 1170–1174.
M. Hershenson, A. Hajimiri, S. Mohan, S. Boyd, and T. H. Lee, “Design and optimization of LC oscillators”, in Computer-Aided Design, 1999.Digest of Technical Papers, Nov. 1999,pp.65-69.
D. Ham, and A. Hajimiri, “Concepts and Methods in Optimization of Integrated LC VCOs”, IEEE journal of Solid-State Circuits, vol 36, no 6, Jun. 2001, pp. 896-909.
Ch. Sauer, M. Stanacevic, G. Cauwenberghs, and N. Thakor, “Power Harvesting and Telemetry in CMOS for Implanted Devices”, IEEE Tran. Cir and Sys, Dec. 2005, vol. 52, no 12, pp. 2605-2613.
D. Ben Issa, M. Samet, and A. Kachouri, “Design and Optimization of Multi-Band 3.1-4.8 GHz VCO for UWB Communication System”, CiiT International Journal of Networking and Communication Engineering, vol. 2, no 11, Nov. 2010, pp. 453-460.
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.