Open Access Open Access  Restricted Access Subscription or Fee Access

A High Throughput VLSI Architecture Using Sphere Decoder Algorithm for Wireless Applications

S. Soundharya, G. Prakash

Abstract


Multiple Input Multiple Output (MIMO) system is regarded as a promising solution to offer ultra-high data rate in wireless communications. The use of multiple antennas at both transmitter and receiver (MIMO) significantly increases the capacity and spectral efficiency of wireless systems. This paper presents a Field Programmable Gate Array (FPGA) implementation for a 4 x 4 breadth first K-best MIMO decoder using a 64 Quadrature Amplitude Modulation (QAM) scheme. A novel sort free approach to path extension, as well as, quantized metrics result in a high throughput, low power and area. Finally, VLSI architectural tradeoffs are explored for a synthesized using synopsys the power analysis, throughput analysis in 120nm technology.Multiple Input Multiple Output (MIMO) system is regarded as a promising solution to offer ultra-high data rate in wireless communications. The use of multiple antennas at both transmitter and receiver (MIMO) significantly increases the capacity and spectral efficiency of wireless systems. This paper presents a Field Programmable Gate Array (FPGA) implementation for a 4 x 4 breadth first K-best MIMO decoder using a 64 Quadrature Amplitude Modulation (QAM) scheme. A novel sort free approach to path extension, as well as, quantized metrics result in a high throughput, low power and area. Finally, VLSI architectural tradeoffs are explored for a synthesized using synopsys the power analysis, throughput analysis in 120nm technology.

Keywords


FPGA Kit, Multiple Input Multiple Output (MIMO), Sphere Decoder, VLSI, Wireless

Full Text:

PDF

References


Sudip Mondal, Ahmed Eltawil, , IEEE, Chung-An Shen, “Design and Implementation of a Sort Free K-Best Sphere Decoder,” IEEE Trans. VLSI , 2010.

B. M. Hochwald and S. Brink, “Achieving near-capacity on a multiple antenna channel,” IEEE Trans. Commun., vol. 51, no. 3, pp. 389–399,Mar. 2003.

H. Vikalo, B. Hassibi, and U. Mitra, “Sphere-constrained ML detection for frequency-selective channels,” IEEE Trans. Commun., vol. 54, no. 7, pp. 1179–1183, Jul. 2006.

B. Hassibi and H. Vikalo, “On the sphere decoding algorithm. Part I: The expected complexity, ”IEEE Trans. Signal Process., vol. 53, no. 8, pp. 2806–2818, Aug. 2005.

J.Wang and B. Daneshrad, “Performance of linear interpolation-based MIMO detection for MIMO-OFDM systems,” in Proc. IEEE Wireless Commun. Netw. Conf., Mar. 2004, pp. 981–986.

Z. Guo and P. Nilsson, “Algorithm and implementation of the K-best sphere decoding for MIMO detection,” IEEE J. Sel. Areas Commun., vol. 24, no. 3, pp. 491–503, Mar. 2006.

M. Wenk, “K-best MIMO detection VLS architectures achieving upto 424 Mbps,” Proc. IEEE ISCAS, pp. 1151–1154, May 2006.

S. Chen, T. Zhang, and Y. Xin, “Relaxed K-best MIMO signal detector design and VLSI implementation,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 3, pp. 328–337,

C. P. Schnorr and M. Euchener, “Lattice basis reduction: Improved practical algorithms and solving subset sum problems,” Math. Program., vol. 66, pp. 181–191, 1994.

S. Mondal, S. K. Gowda, T. Zhang, and K. N. Salama, “Novel PSK enumeration for efficient VLSI implementation of MIMO detection,” in Proc. IEEE Midwest Symp. Circuits Syst. (MWSCAS), Aug. 2007, pp. 1233–1236.

S. Mondal, W. Ali, and K. N. Salama, “A novel approach for K-best MIMO detection and its VLSI implementation,” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2008, pp. 936–939.

J. Lee, S.-C. Park, and S. Park, “A pipelined VLSI architecture for a list sphere decoder,” in Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS’06), Sep. 2006, pp. 397–400.

A. Burg, M. Wenk, and W. Fichtner, “VLSI implementation of pipelined sphere decoding with early termination,” Proceedings of the European Signal Processing Conference, Sep. 2006, invited paper.

D. Seethaler and H. B¨olcskei, “Performance and complexity analysis of infinity-norm sphere-decoding,” IEEE Trans. Inf. Theory, vol. 56, no. 3, pp. 1085–1105, Mar. 2010.

C. Studer, A. Burg, and H. B¨olcskei, “Soft-output sphere decoding: Algorithms and VLSI implementation,” IEEE J. Sel. Areas Commun., vol. 26, no. 2, pp. 290–300, Feb. 2008.

E. M. Witte, F. Borlenghi, G. Ascheid, R. Leupers, and H. Meyr, “A scalable VLSI architecture for soft-input soft-output depth-first sphere decoding,” 2009, available online at http://arxiv.org/abs/0910.3427.

A. Hottinen,M. Kuusela, K. Hugl, J. Zhang, B. Raghothaman (2006). Industrial embrace of smart antennas and MIMO. IEEE Wireless Communications 13:8


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.