A Low Power Analysis for SRAM using 6T and 8T Bit Cells
Abstract
Keywords
Full Text:
PDFReferences
Mohamed H. Abu- Rahma, Mohab Anis and Sei Seung Yoon “Reducing SRAM Power Using Fine-Grained Wordline Pulsewidth Control”,IEEE transactions on very large scale integration (VLSI) systems, vol. 18, no. 3, March 2010.
M. Khellah, Y. Ye, N. Kim, D. Somasekhar, G. Pandya, A. Farhang, K. Zhang, C.Webb, and V. De, “Wordline and bitline pulsing schemes for improving SRAM cell stability in low Vcc 65 nm CMOS designs,”in Proc. IEEE Symp. VLSI Circuits, 2006, pp. 9–10.
David A. Hodges, Horace G. Jackson, Resve A. Saleh, “Analysis and Design of Digital Integrated Circuits “- Third Edition,2003
R. Heald and P. Wang, “Variability in sub-100 nm SRAM designs,” in Proc. Int. Conf. Comput. Aided Des. 2004, pp. 347–352.
Scott Doyle, Shankamarayanan Ramdswamy, Tri Hoang, Leonard Rockett, Tim Grembowski, and Adam Bumgamer, “High Performance Radiation Hardened Static Random Access Memory (SRAM) Design for Space Applications”, IEEE Aerospace Conference Proceedings, vol. 4, pp. 2284 – 2293, no. 10, March 2004.
R. Venkatraman, R. Castagnetti, and S. Ramesh, “The statistics of device variations and its impact on SRAM bit cell performance, leakage and stability,” in Proc. ISQED, 2006, pp. 190–195.
M. Q. Do, M. Drazdziulis, P. Larsson-Edefors, and L. Bengtsson, “Parameterizable architecture-level SRAM power model using circuit-simulation backend for leakage calibration,” in Proc. ISQED, 2006, pp. 557–563. [25]
A. Chandrakasan, W. J. Bowhill, and F. Fox, “Design of High- Performance Microprocessor Circuits.” NewYork: Wiley-IEEE Press, 2000.
B. Amrutur and M. Horowitz, “A replica technique for wordline and sense control in low-power SRAM’s,” IEEE J. Solid-State Circuits, vol.33, no. 8, pp. 1208–1219, Aug. 1998.
R. Rajsuman, “Design and Test of Large Embedded Memories: An Overview”, IEEE Design and Testing of Computers, May/June 2001, pp. 16-27.
M. Yamaoka, N. Maeda, Y. Shinozaki, Y. Shimazaki, K. Nii, S.Shimada, K. Yanagisawa, and T. Kawahara, “Low-power embedded SRAM modules with expanded margins for writing,” in Proc. ISSCC, 2005, vol. 1, pp. 480–611.
M. H. Abu-Rahma, K. Chowdhury, J. Wang, Z. Chen, S. S. Yoon, and M. Anis, “A methodology for statistical estimation of read access yield SRAMs,” in Proc. 45th DAC, 2008, pp.205-210
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.