Email this article 
Open Access
Subscription or Fee Access
A Code Width Built In Self-Test Circuit for Eight Bit Sigma Delta ADC
Abstract
The paper presented here exhibits a modern ADC (analog-to-digital converter) BIST (built-in self test) scheme using code-width with sample difference testing technique. The BIST scheme proposed here is employed on 8-bit sigma-delta ADC which is implemented by using first order oversampling ΣΔ modulator and the decimation filter is second order CIC (Cascaded Integrated Comb) filter. The proposed BIST scheme is certified by simulation of the 8 bit sigma-delta ADC with arbitrary faults. The measurements of Differential Non Linearity (DNL), monotonicity fault and missing code fault have been detected. Power consumed in the proposed BIST circuit is 18mW for the given power supply of 1V. The output is shown at the output of OR gate denoted as 'F'. In order to implement the BIST scheme considered in this paper, an 8 sigma-delta ADC and also the other components were designed in Tanner EDA tool v15.0 using 45nm BSIM4 CMOS technology.
Keywords
References
A. K.Sahu, V. K. Chandra, and G. R. Sinha "System Level Behavioral Modeling of CORDIC Based ORA of Built-in-Self-Test for Sigma-Delta Analog-to-Digital Converter." International Journal of Signal and Image Processing Issues 2015, no. 2 (2016).s
Winkeler, Bruno, and Raimundo Freire. "Ramp Generator for ADC Built-In-Self Test."
W. Yong-Sheng, W. Jin-Xiang, L. Feng-Chang, Y. Yi-Zheng,“ ΔΣ Modulation Based On-Chip Ramp Generator for ADC BIST”, 2005 WSEAS Int. Conf. on DYNAMICAL SYSTEMS and CONTROL, Venice, Italy, November 2-4, 2005 (pp512-516).
Dongmyung Lee, Kwisung Yoo, Kicheol Kim, Gunhee Han, Sungho Kang, ”Code width testing based compact ADC BIST circuit” in IEEE Transactions On Circuits and Systems-----II: Express Briefs, Vol. 51, No. 11, Nov. 2004.
J. L. Huang, C. K. Ong, and K. T. Cheng, “A BIST scheme for on-chip ADC and DAC testing,” in Proc. DATE 2000, Mar. 2000, pp. 216–220.
A. Barua, Md.Tausiff, “A Code Width Built-In-Self Test Circuit For 8-bit Pipelined ADC”, 21st International Conference on Systems Engineering, 2011, pp. 287-291.
J. Ramesh & K. Gunavathi, “A Novel Linear Ramp Generator for Analog and Mixed Signal Built-In-Self-Test Applications”, I J E E S R, 3(1) June 2013, pp. 21-32.
Lala, P. K. (2001). Self-checking and fault-tolerant digital design. Morgan Kaufmann
Johns, D. A., & Martin, K. (2008). Analog integrated circuit design. John Wiley & Sons.
Dallet Dominique, Chiheb Rebai, and Marchegay Philippe "Signal generation using single-bit sigma-delta techniques" IEEE Transactions on Instrumentation and Measurement, August 2004, pp. 1240-1244.
M. Arifuddin Sohel, K. Chenna Kesava Reddy and Syed Abdul Sattar. "Design of low power Sigma Delta ADC" International Journal of VLSI design & Communication Systems, August 2012, pp. 67-80.
R. Laajimi, "First order sigma-delta modulator with low-power consumption implemented in ams 0.35 µm cmos technology" International Journal of Research in Engineering and Technology, April 2013, pp. 700-705.
Nowshad Amin, Goh Chit Guan, and Ahmad Ibrahim, "An efficient first order sigma delta modulator design." IEEE In Electrical and Computer Engineering, 2008, pp. 000029-000032..
A. K. SAHU. V. K. CHANDRA, , G.R.SINHA, “A Review on System Level Behavioral Modeling and Post Simulation of Builtin-Self-Test of Sigma-Delta Modulator Analog-to-Digital Converter”International Journal on Recent and Innovation Trends in Computing and Communication, vol. 3 no. 2, pp. 206-209.
Provost, B., & Sanchez-Sinencio, E. (2003). On-chip ramp generators for mixed-signal BIST and ADC self-test. Solid-State Circuits, IEEE Journal of, 38(2), 263-273.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.