Open Access Open Access  Restricted Access Subscription or Fee Access

A Review on Low Power Design Techniques of Flip-Flop

Sandeep Kumar, Khemraj Deshmukh

Abstract


In past low power design techniques were not primary constraint because device density and operating frequency were low. Nowadays because of very large scale integration, millions of transistors are fabricated on a single chip and requirement of high performance, portable, battery based devices causes need of low power design techniques. Digital circuits are two types: combinational circuit and sequential circuit. Sequential circuit mainly consists of flip-flops. Flip-flop is basic storage element and consume large amount of power because they are clocked with system operating frequency.  Clock system consists of clock distribution network and flip-flops are most power consuming subsystems. Because of continuous increase in chip complexity and operating frequency reduction of power is long-winded task. After studying various journals and conferences, in this paper various low power Flip-flop design techniques are presented.


Keywords


Pulse Triggered Flip-Flop, Low Power, Clock Gating, Sequential Circuit, Dynamic Power, Leakage Power, Dual Supply, CMOS Logic.

Full Text:

PDF

References


Anitesh Sharma, Ravi Tiwari “Implementation of ALU Using Low Power Full Adder and Multiplexer” CiiT International Journal of Programmable Device Circuits and System , Vol. 8, No 4, pp.83-87 May 2016

Kang, S. M., Leblebici, Y., 2003.CMOS “Digital Integrated Circuits Analysis and Design”, 3rd ed., McGraw Hill, California.

Xunwei Wu, Massoud Pedram “Low Power Sequential Circuit Design by Using Priority Encoding and Clock Gating” Electronics letter 2000.

Mahendra Pratap Dev, Deepak Baghel, Bishwajeet Pandey, Manisha Pattanaik, Anupam Shukla “Clock Gated Low Power Sequential Circuit Design” Proceedings of 2013 IEEE Conference on Information and

Pooja Joshi, Saurabh Khandelwal and Shyam Akashe “Implementation of Low Power Flip Flop Design in Nanometer Regime” in 2015 Fifth International Conference on Advanced Computing & Communication Technologies.

Q. Wu, et al.”Clock-gating and its application to low power design of sequential circuits”, IEEE Transactions on Circuits and Systems I, vol.47, no. 3, 415-420, ., 2000.

Shmuel Wilmer, “On optimal flip-flop grouping for VLSI power minimization” Elsevier, Operations Research Letters 41 (2013) 486–489.

Benini, L., De Micheli G., Macri, E., Poncino, M., and Scarci, R. “Symbolic Synthesis of Clock Gating Logic for Power Optimization of Synchronous Controllers” ACM Trans. Des. Autom. Electron, 351-375, 1999.

Jain,S.Khare, S.,Yada, S.,Ambili, V.,Salihundam, P.,Ramani, S., Muthukumar, S.,Srinivasan, M.,Kumar, A.,S.K.Gb, Ramanarayanan, R.,Erraguntla, V.,Howard, J.Vangal, S.,Dighe, S.,Ruhl, G.,Aseron, P.,Wilson, H., Borkar, N., De, V., and Borkar, S. “A 280 mV-to-1.2 V wide operating range IA-32 processor in 32 nm CMOS”, inProc. IEEE ISSCC Dig. Tech. Papers, 66-68., 2012

Chandrakasan, A. P., Sheng,S. and Brodersen,R.W.,. “Low Power CMOS Digital Design”, IEEE Journal of Solid-State Circuits, 27(4), 473-483, 1992.

Y. Lakys, W. Zhao, J.-O. Klein and C. Chappert. “Low power, high reliability magnetic flip-flop” Electronic letters, 28th October 2010, Vol. 46, No. 22.

Strollo, A.G.M., Napoli E. and De Caro, D., “New Clock-Gating Techniques for Low Power Flip-flops” Proceedings of the 2000 International Symposium on Low Power Electronics and Design, 114-119.

Nandita Srinivasana, Navamitha.S.Prakasha, Shalakha.Da, Sivaranjani.Da, Swetha Sri Lakshmi.Ga, B.Bala Tripura Sundaria “Power Reduction by Clock Gating Technique” SMART GRID Technologies, August 6-8, 2015

Strollo, A.G.M., and D. De Caro. “New low power flip-flop with clock gating on master and slave latches”, Electronics Letters, (4), 294-295, ,2000

Xiaoying Yu and Jianping Hu “A New Low Leakage Power Flip-Flop Based on Ratioed Latches with Power Gating” in Procedia Environmental Sciences 11 (2011) 297 – 303.

Jizhong Shenn, Liang Geng, Guangping Xiang and Jianwei Liang “Low-power level converting flip-flop with a conditional clock technique in dual supply systems” Elsevier, Microelectronics Journal 45 (2014) 857–863.

Sudheer A and Ajith Ravindran “Design and Implementation of Embedded Logic Flip-Flop for Low Power Applications” Elsevier, Procedia Computer Science 46 (2015) 1393 – 1400.

Jin-Fa Lin “Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed through Scheme” IEEE transaction 2012.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.