Open Access Open Access  Restricted Access Subscription or Fee Access

Design and Analysis of N-Type CNTFET Single Edge Triggered D Flip-Flop Based Shift Registers

T. Ravi, V. Kannan

Abstract


This paper enumerates the efficient design and analysis of shift registers like Serial in serial out (SISO), Serial in Parallel out (SIPO), Parallel in parallel out (PIPO), Parallel in serial out (PISO) using N-type CNTFET Single Edge Triggered D Flip-flop. The Flip flop is designed using Ballistic CNTFET (VHDL-AMS model) with the diameter of cnt is 1nm in resistive load inverter logic. There are many issues facing while integrating many number of transistors like short channel effect, power dissipation, scaling of the transistors. To overcome these problems by considering the carbon nano tube have promising application in the field of electronics. The transient and power analysis are obtained with operating voltage at 0.6V for the single edge triggered D flip-flop and shift registers using system vision tool. The simulation results are presented, and the power consumptions are compared with the conventional MOSFET design. The power consumption of D-Flipflop using mosfet has 9.136uw, whereas for the cntfet based design it was obtained as 0.15uw. Similarly when the shift registers were designed using cntfet power consumption values are 60% better than that of mosfet designs. The comparison of results indicated that the CNTFET based design is capable of efficient power savings.

Keywords


CNT, CNTFET, Single Edge Triggered D flip flop, Shift Registers, Design Constraints, Circuit Simulation.

Full Text:

PDF

References


Thao Dang, Lorena Anghel, and Regis Leveugle. Cntfet basics and simulation. In IEEE Int. conf. on Design and Test of Integrated Systems in Nanoscale Technology (DTIS), Tunis, Tunisia, 5-7 September 2006.

Phaedon Avouris, Joerg Appenzeller, Richard Martel, and Shalom J. Wind. Carbon nanotube electronics. Proceedings of the IEEE, 91(11):1772–84, November 2003.

Anisur Rahman, Jing Guo, Supriyo Datta, and Mark S. Lundstrom. Theory of ballistic nanotransistors. Electron Devices, IEEE, 50(9):1853–1864, September 2003.

Dafeng Zhou, Tom J Kazmierski and Bashir M Al-Hashimi, VHDL-AMS implementation of a numerical ballistic CNT model for logic circuit simulation - In IEEE Forum on Specification and Design Languages 2008, Southampton, SO17 1BJ, UK, 2008.

Hamidreza Hashempour and Fabrizio Lombardi. An efficient and symbolic model for charge densities in ballistic carbon nanotube FETs. IEEE-NANO, 1:17–20, June 2006.

Bipul C. Paul, Shinobu Fujita, Masaki Okajima, and Thomas Lee.Modeling and analysis of circuit performance of ballistic CNFET. In 2006 Design Automation Conference, San Francisco, CA, USA, 24-28 July 2006.

Manoj Sharma, Dr Arti Noor, Shatish Chandra Tiwari, and Kunwar Singh, ”An Area and Power Efficient design of Single Edge Triggered D-Flip Flop”, in Proc. IEEE International Conference on Advances in Recent Technologies in Communication and Computing, pp. 478 – 481, 2009.

Sagi Fisher, Adam Teman, Dmitry Vaysman, Alexander Gertsman,Orly Yadid-Pecht, ―Ultra-Low Power Subthreshold Flip-Flop Design‖, ISCAS 2009,IEEE international symposium on Circuits and systems, pp.1573-1576.

D. Markovi_, B. Nikoli_, and R. W. Brodersen, "Analysis and Design of Low-Energy Flip-Flops," in Proc. Intl. Symp. on Low Power Electronics and Design (ISLPED'01), Aug. 2001, pp. 52-5.

Yu Chien-Cheng “Design of Low-Power Double Edge- Triggered Flip-Flop Circuit” 2007 Second IEEE Conference on Industrial Electronics and Applications 23-25 May 2007 pp 2054-2057

Nedovic, N. Aleksic, M. Oklobdzija, V.G. “ Comparative analysis of double-edge versus single-edge triggered clocked storage elements” Circuits and Systems 2002, ISCAS 2002.,IEEE International Symposium

Vladimir Stojanovic andVojin G.Oklobdzija, Comparative, “Analysis of Master-Slave Latches and Flip-Flops for High–Performance and Low- Power System,” IEEE J. Solid-State Circuits, pp.536-548, April 1999.

R. Hossain, L. D. Wronski, and A. Albicki, "Low power design using double edge triggered flip-flops," IEEE Trans. on VLSI Systems, vol. 2, no. 2, pp. 261-265, June 1994.

M. A. Hernandez and M. L. Aranda, “A Clock Gated Pulse –Triggered D Flip-Flop For Low Power High Performance VLSI Synchronous Systems,” Proceedings of the 6th International Caribben Conference on devices, circuits and systems, Mexico, Apr. 26-28, 2006.

J.S. Wang, P.H. Yang “A Pulse Triggered TSPC FF for high speed, low power VLSI design applications” IEEE, 1998.

J. Wang et al., "Design of a 3-V 300-MHz Low-Power 8-b ×8-b Pipelined Multiplier Using Pulse-Triggered TSPC Flip Flops," IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 583-591, Apr. 2000.

A. Keshavarzi, K. Roy, and C. F. Hawkins, “Intrinsic leakage in low power deep submicron CMOS ics,” in Proc. Int. Test Conf., pp. 146–155, 1997.

S.M. Kang, Y. Leblebici “CMOS Digital Integrated Circuits analysis and design” third edition, TMH, 2003.

J.T. Kao et al., “Dual-Threshold Voltage Techniques for Low-Power Digital Circuits,” IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1009-1018, July 2000.

N. Sirisantana, L. Wei, and K. Roy, “High- Performance Low-Power CMOS Circuits Using Multiple Channel Length and Multiple Oxide Thickness,” Proc. Int’l Conf. Computer Design (ICCD ’00), IEEE CS Press, pp. 227-234, 2000.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.