A Combined Technique for Static Power Reduction CMOS VLSI Circuits

Abstract

As the VLSI technology and supply/threshold voltage keep on reducing, leakage power has turn out to be highly important in the power wastage of present CMOS circuits. In order to reduce the leakage current is evolving as very significant in low-power design. This provides great opportunity for the researchers to look for better technique to reduce the leakage power. Several methods thus have been provided by the researchers to decrease the leakage power consumption. Input Vector Control (IVC) method is depends on the inspection that the leakage power in a CMOS logic gate is based on the gate input state and a good input vector has a capability to decrease the leakage current when the circuit is in the sleep mode. This technique is found to be better technique for leakage power reduction. When paths in circuits happen to deeper, the input vector control techniques turn out to be unsuccessful since gates with deep levels are difficult to be affected by the input vector. One way to handle this problem is the gate replacement method. Gate replacement technique is nothing but replacing a gate with another gate with sleep mode attached in it. This paper combines IVC and gate replacement technique for better reduction in leakage current. The simulation result shows that the proposed technique resulted in better reduction in leakage current when compared to conventional techniques.