Open Access
Subscription or Fee Access
Table of Contents
Articles
Simulating RAID Using Cacheable Technology | |
M. Vinoth | 41-43 |
A Low Power Threshold Inverter Quantizer Comparator using Diode Free Adiabatic Logic for 1.2 V, 3-bit Flash Analog to Digital Converter | |
Vishal Moyal, Dr. Neeta Tripathi | 44-48 |
Comparison of Multiplier Design with Various Full Adders | |
S. Aruna Devi | 49-53 |
Building n-bit ADC Using ADC General Cell Architecture in Two Different Configurations with Sample Circuit Implementations | |
Yasser S. Abdalla | 54-60 |
This work is licensed under a Creative Commons Attribution 3.0 License.
ISSN: 0974 – 9624