K. Kharate, Gajanan

• Vol 7, No 6 (2015) - Articles
  A VHDL Implementation of Ternary Arithmetic and Logic Unit for Multi Valued Processor
  Abstract