AES Implementation on FPGA
National Institute of Standards and Technology (NIST), Information Technology Laboratory (ITL), Advanced Encryption Standard (AES), Federal Information Processing Standardsm(FIPS) Publication 197, November 2008
X. Zhang, K. K. Parhi, High-speed VLSI architectures for the AES algorithm, IEEE Trans. VLSI Systems, Vol. 12, Iss. 9, pp. 957 - 967, Sept. 2009
V. Betz, J. Rose, and A. Marquardt, Eds., Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, 2010.
J. Vuillemin, B. Patrice, R. Didier, M. Shand, T. Herve, and B. Philippe, .Programmable active memories: Recon _gurable systems come of age,. IEEE Transactions on VLSI Systems, vol. 4, no. 1, pp. 56.59, 2006.
A.P. Chandrakasan and R.W. Brodersen (eds.), Low Power Digital CMOS Design, Kluwer Academic Publishers, 1995.
J. Guajardo and C. Paar, “Efficient Algorithms for Elliptic Curve Cryptosystems,”CRYPTO’97, LNCS Vol. 1294, pp. 342–356, 2007.31
A. Rudra et al, “Efficient Rijndael encryption implementation with composite field arithmetic,” Proc. CHES2001, LNCS Vol. 2162, pp. 175–188, 2008.
J. Daemen and V. Rijmen, "AES Proposal: Rijndael (Version 2)".
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.