VLSI Architecture for 128×128 Array Multiplier
Abstract
In this paper, low area and low power carry select adder has been designed. This proposed multiplier has many advantages than any other multiplier like power consumption and reduced delay estimation. In this array multiplier, area and speed are the most important design objectives. As a multiplier is the basic operation of all computer arithmetic, multiplier is one of the widely used components in digital VLSI design. Since propagation of carry is of major concern in designing efficient multipliers, this paper presents different multipliers and their performance analysis. Among all the multipliers, the following design provides a good compromise between cost and performance. As Conventional CSLA is more area consuming because of Ripple Carry Adder (RCA), modifications have to be done at the gate level, in order to reduce the area and to increase the speed of operation.
Keywords
Full Text:
PDFReferences
Kuldeep rawat,Tarek Darwish, and Magdy Bayoumi, “A low power and reduced area Carry Select Adder”,45th Midwest Symposium and circuits and systems,vol.1,PP.467-470, March 2002.
O.J.Bedrij, “Carry-Select Adder”, IRE transactions on Electronics computers, vol.EC-11, pp.340-346, June 1962.
M.Moris Mano, “Digital Design”, Pearson Education, 3rdedition 2002.
KiamalZ. Pekmestzi, “Multiplexer-Based Array Multipliers”, IEEE Transactions on Computers, Vol. 48, No. 1, January 1999.
M.-C. Wen, S.-J. Wang and Y.-N. Lin, Low-power parallel multiplier with column bypassing, Electronics Letters 12th May 2005 Vol. 41 No. 10.
Jin-Fa Lin, Yin-Tsung Hwang, Member, IEEE, Ming-Hwa Sheu, Member, IEEE, and Cheng-Che Ho, A Novel High- Speed and Energy Efficient 10-Transistor Full Adder Design, IEEE Tran on Circuits and Systems—I: Regular Papers, Vol. 54, no. 5, May 2007, pp. 1050-1059.
DOI: http://dx.doi.org/10.36039/AA042015002.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.