Open Access Open Access  Restricted Access Subscription or Fee Access

Area Minimization of Carry Select Adder Using Boolean Algebra

N. Banupriya, S. Sathya Jothi, K. Sowmiya Ramadevi, R.  Vidya


The requirements of the modern electronic devices are they must be less expensive, compact and have a power saving technology. In electronics, adder is a digital circuit that performs addition of numbers. To perform fast arithmetic operations, carry select adders as design by O.J. Bedrij is one of the fastest adders used in many data-processing processor. In this adder dual ripple carry adder one for CIN=1 and other for CIN=0 are used. Binary to excess-1 converters are used instead for RCA for CIN=1 in order to enhances the performance of the device. This paper proposes that the size of the adder is featured reduced by using Boolean algebraic techniques.


Ripple Carry Adder, Binary to Excess-1 Converter, Multiplexer, Boolean Algebra.

Full Text:



O. J. Bedrij, (1962) “Carry-select adder,” IRE Trans. Electron. Comput., pp.340–344,

G.A. Ruiz, M. Granda , (2004) “An area-efficient static CMOS carry-select adder based on a compact carry look-ahead unit” .

T. Esther Rani,M. Asha Rani, Dr. Rameshwarrao,( 2011)”Area Optimized Low Power Arithmetic And Logic Unit” IEEE page no.224 to 229 International Journal of Advances in Engineering & Technology, July 2013. ©IJAET ISSN: 22311963 1255 Vol. 6, Issue 3, pp. 1250-1255

BehnamAmelifard, Farzan Fallah and Massoud Pedram,(2005) “Closing the gap between Carry Select Adder and Ripple Carry Adder: a new class of low-power high-performance adders”, Sixth International Symposium on Quality of Electronic Design, pp.148-152.

Jucemar Monteiro, José Luís Güntzel, and Luciano Agostini (2011) “A1CSLA: An Energy-Efficient Fast Adder Architecture for Cell-Based VLSI Design” IEEE pg no 442 to 445.

Ron S. Waters and Earl E. Swartzlander,( 2010) “A Reduced Complexity Wallace Multiplier Reduction”. IEEE Transactions on Computers, VOL. 59, NO. 8,

Mariano Aguirre-Hernandez and Monico Linares-Aranda,( 2011) “CMOS Full-Adders for Energy-Efficient Arithmetic Applications”. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 19, NO. 4.

Hiroaki Suzuki, WoopyoJeong, and Kaushik Roy “Low-Power Carry-Select Adder Using Adaptive Supply Voltage Based on Input Vector Patterns” pg no 313 to 318.

Padma Devi, Ashima Girdher, Balwinder Singh,( 2010) “Improved Carry Select Adder with Reduced Area and Low Power Consumption”, International Journal of Computer Applications Volume 3 – No.4



  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.