Open Access Open Access  Restricted Access Subscription or Fee Access

FPGA Based High Performance and Area Efficient Entropy Encoder for H.264 for Embedded System

Khyati Borad, Jaikaran Singh, Mukesh Tiwari

Abstract


H.264 video compression standard gives high coding efficiency, but requires a significant amount of complexity and power utilization. This paper presents an Area Efficient and high performance architecture for H.264 baseline profile entropy encoder and also presents advanced low-power algorithms for an H.264 encoder and a power-aware design composed of low-power and area efficient algorithms. In the proposed design, an efficient methods are used to design exp-golomb and CAVLC to reduce the hardware cost. The proposed hardware design of H.264 encoder operates at 100 Mhz clock frequency. the logic element  count of the proposed design is 1557.


Keywords


FPGA, VHDL, ALTERA Quartus II, Exp-Golomb, CAVLC, Code_Num.

Full Text:

PDF

References


ITU-T Rec. H.264 and ISOIIEC 14496-10 '"Advance Video Coding", May 2003.

Richardson, lain. E. G., "H.264 and MPEG-4 Video Compression: Viideo Coding for Next-generation Multimedia", John Wiley & Sons Ltd.,Sussex, England, December 2003.

S. N. Yao, and S. F. Lei, '"An Efficient VLC Encoder Architecture for H.264," in Proc. ISPACS '06, pp.147 - 150, Dec. 2006.

C. D. Chien, K. P. Lu, Y. H. Shih, and J.I. Guo, '"A high performance CAVLC encoder design for MPEG-4 AVC/H.264 video coding applications," in Proc. IEEE ISCAS'06, pp. 3838-3841, May 2006.

T. C. Chen, Y. W. Huang, C. Y. Tsai, B. Y. Hsieh, and L. G. Chen, '"Dual-block-pipelined VLSI architecture of entropy coding for H.264/AVC baseline profile," in Proc. International Symposium on VLSI Design, Automation and Test, pp.271-274, April 2005.

D. Kim, E. Jung, H. Park, H. Shin, D. Har, '"Implementation of High Performance CAVLC for H.264/AVC Video Codec," in Proc. System-on-Chip for Real-Time Applications,The 6th International Workshop, pp.20-23 , Dec.2006.

C. Y. Tsai, T. C. Chen, L.G. Chen, '"Low Power Entropy Coding Hardware Design for H.264/AVC Baseline Profile Encoder," in Proc.Multimedia and Expo, 2006 IEEE International Conference, pp.1941 -1944 , July 2006.

Youn-Long Steve Lin • Chao Yang Kao Huang-Chih Kuo • Jian-Wen Chen “VLSI Design for Video Coding” H.264/AVC Encoding from Standard Specification to Chip, Springer publication.

Xiaohua Tian • Thinh M. Le • Yong Lian ,”Entropy Coders of the H.264/AVC Standard Algorithms and VLSI Architectures “ Springer Publication.

Joint Video Team, Draft [TU-T Recommendation and FinalDrajt International Standard of Joint Wdeo Speca$cation, ITLJ-T Re. H.264 and ISO/IEC 14496-10 AVC, May 2003.

T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra, “Overview of the H.264/AVC video coding standard,” IEEE Trans. Circuit Syst. Video Technol., vol. 13, no. 7, pp. 560–576, Jul. 2003.

X. Chang, M. Zhang, G. Zhang, Z. Zhang, and J. Wang, "AdaptiveClock Gating Technique for Low Power IP Core in SoC Design," in Proc.of IEEE Int. Symposium on Circuits and Systems, pp. 2120-2123, May, 2007.

Y.-H. Chen, T.-C Chen, and L-G. Chen, “Power-Scalable Algorithm and Reconfigurable Macro-Block Pipelining Architecture of H.264 Encoder for Mobile Application,” in Proc.of IEEE Int. Conf. on Multimedia and Expo, pp. 281-284, July, 2006.

Jaikaran Singh, Khyati Borad ,Mukesh Tiwari” A High Performance And Area Efficient Golomb Coding For H.264 Entropy Encoder In FPGA” International Journal Of Scientific & Engineering Eesearch , Volume 4, Issue 6, June 2013.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.