Open Access Open Access  Restricted Access Subscription or Fee Access

Low Power, High Fault Coverage Dynamic SAT-based ATPG for in Industrial Application

V.M. Thoulath Begam, DR.S. Baul Kani

Abstract


This paper introduces a novel technique for automatic test pattern generation which well detects both easy to detect faults and hard to detect faults. It also allows to choose the test test pattern which has lower no. of transition to reduce the power dissipation during testing. ATPG based on this SAT technique dynamic clause activation (DCA) generates a limited number of test patterns which can cover more faults. ATPG based on implication graph have problems to cope with hard-to- detect faults. ATPG based on Boolean satisfiability does not work on a structural form. In SAT solver method the problem is transferred in to a Boolean formula and a SAT solver is used to solve this problem. It has disadvantages such as overhead for CNF transformation and over specified solutions. In the proposed method, the solving problem is directed by structural information which is provided dedicated data structures. The technique is designed such that the efficient solving techniques and data structures of SAT solver do not have to be modified. This is a crucial to retain the high efficiency of a SAT based algorithm. The proposed method is fast and provides a very high fault efficiency and useful in large industrial circuit.


Keywords


ATPG, Boolean Satisfiability, CNF, Dynamic Clause Activation, Dynamic SAT, Fault Coverage, SAT

Full Text:

PDF

References


H. Fujiwara and T. Shimono, ―On the acceleration of test generation algorithms,‖ IEEE Trans. Comput., vol. 32, no. 12, pp. 1137–1144, Dec. 1983.

M. H. Schulz, E. Trischler, and T. M. Sarfert, ―SOCRATES: A highly efficient automatic test pattern generation system,‖ IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 7, no. 1, pp. 126–137, Jan. 1988.

T. Larrabee, ―Test pattern generation using Boolean satisfiability,‖ IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.,

Iouliia Skliarova and António B. Ferrari, Member, ― A Software/Reconfigurable Hardware SAT Solver ―2004, VOL. 12, NO. 4 ,pp. 502–518.

R. Drechsler, S. Eggersgl¨uß, G. Fey, A. Glowatz, F. Hapke, J. Schloeffel, and D. Tille, ―On acceleration of SAT-based ATPG for industrial designs,‖ IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 27, no. 7, pp. 1329–1333, Jul. 2008.

S. Eggersgl¨uß, G. Fey, A. Glowatz, F. Hapke, J. Schloeffel, and R. Drechsler, ―MONSOON: SAT-based ATPG for path delay faults using multiple-valued logics,‖ J. Electron. Testing Theory Applicat., vol. 26, no. 3, pp. 307–322, 2010.

A. Gupta, Z. Yang, and P. Ashar, ―Dynamic detection and removal of inactive clauses in SAT with application in image computation,‖ in Proc. Design Autom. Conf., 2001, pp. 536–541.s

S. Eggersgl¨uß, D. Tille, and R. rechsler, ―Speeding up SAT-based ATPG using dynamic clause activation,‖ in Proc. IEEE Asian Test Symp., Nov. 2009, pp. 177–182.

S. Eggersgl¨uß and R. Drechsler, ―Increasing robustness of SAT-based delay test generation using efficient dynamic learning techniques,‖ in Proc. IEEE Eur. Test Symp., May 2009, pp. 81–86.

S. Eggersgl¨uß and R. Drechsler, ―Improving test pattern compactness in SAT-based ATPG,‖ in Proc. IEEE Asian Test Symp., Oct. 2007, pp. 445–452.

S.-C. Ma, P. Franco, and E. J. McCluskey, ―An experimental chip to evaluate test techniques: Experiment results,‖ in Proc. Int. Test Conf.,1995, pp. 663–672.

Y.-T. Lin, C. U. Ezekwe, and R. D. Blanton, ―Physically-aware Ndetect test relaxation,‖ in Proc. IEEE VLSI Test Symp., May 2009, pp.197–202.

B. Benware, C. Schuermyer, S. Ranganathan, R. Madge, P. Krishnamurthy,N. Tamarapalli, K.-H. Tsai, and J. Rajski, ―Impact of multipledetect t est patterns on product quality,‖ in Proc. IEEE Int. Test Conf., Sep.–Oct. 2003, pp. 1031–1040.,

R. D. Blanton, K. N. Dwarakanath, and A. B. Shah, ―Analyzing the effectiveness of multiple-detect test sets,‖ in Proc. IEEE Int. Test Conf., Sep.–Oct. 2003, pp. 876–885.

Y.-T. Lin, O. Poku, N. K. Bhatti, and R. D. Blanton Physically-aware N-detect test pattern selection,‖ in Proc. IEEE/ACM Conf. Design Autom. Test Eur., Mar. 2008, pp. 634–639..

[K. Y. Cho, S. Mitra, and E. J. McCluskey, ―Gate exhaustive testing,‖ in Proc. IEEE Int. Test Conf., Nov. 2005, pp. 771–777. [7] R. Guo, S. Mitra, E. Amyeen, J. Lee, S. Sivaraj, and S. Venkataraman, ―Evaluation of test metrics: Stuck-at, bridge coverage estimate and gate exhaustive,‖ in Proc. IEEE VLSI Test Symp., May 2006, pp. 66–71.

R. Guo, S. Mitra, E. Amyeen, J. Lee, S. Sivaraj, and S. Venkataraman,―Evaluation of test metrics: Stuck-at, bridge coverage estimate and gate exhaustive,‖ in Proc. IEEE VLSI Test Symp., May 2006, pp. 66–71.

S. Lee, B. Cobb, J. Dworak, R. Grimaila, and M. R. Mercer, ―New ATPG algorithm to limit test set size and achieve multiple detections of all faults,‖ in Proc. IEEE/ACM Conf. Des. Autom. Test Eur., Aug. 2002, pp. 94–99.

Y. Huang, ―On N-detect pattern set optimization,‖ in Proc. IEEE Int.Symp. Quality Electron. Design, Mar. 2006, pp. 445–450.

M. Yilmaz, K. Chakrabarty, and M. Tehranipoor, ―Test-pattern grading and pattern selection for small-delay defects,‖ in Proc. IEEE VLSI Test Symp., May 2008, pp. 233–239.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.