Open Access Open Access  Restricted Access Subscription or Fee Access

Performance Analysis of 32 Bit Array Multiplier with a Carry Look-Ahead Adder and with a Carry Save Adder

Prabu Venkateshwaran, C. Chandini, S.A. Kanmani, P. Kaviya


This paper presents a technology based on the performance analysis of 32-bit array multiplier with a CSA and a CLA. Here, designs of two different array multipliers are presented, one of them using carry look-ahead adder logic for addition of partial product terms and another by introducing carry save adder in partial products lines. This architecture is shown to produce the result of addition using minimum number of logic gates. The multipliers presented are all modeled using verilog for 32-bit unsigned data. The comparison is done on the basis of three performance parameters i.e., speed, area and power consumption .To design, in terms of IC, area, speed and power has become a challenging task in VLSI design field. Our design has shown a tremendous improvement in all these performance parameters.

P. Kaviya


CLA-Carry Look Ahead Adder, CSA- Carry Save Adder

Full Text:



J. Bedrij, “Carry-save adder,” IRE Trans. Electron, pp. 340–344, 1962.

Rajkumar, .M. Kittur, and P. Kanna, “ASIC implementation of modified faster carry save adder,” Eur. J. Sci. Res., vol. 42, no. 1, pp.53–58, 2010.

Ceiang.T.Y and M. J. Hsiao, “Carry-save adder using array multiplier,” Electron. Lett, vol. 34, no. 22, pp. 2101–2103, Oct. 1998.

Y. Kim and L.-S. Kim, “carry-save adder with reduced area,” Electron. Lett. vol. 37, no. 10, pp. 614–615, May 2001.

J. M. Rabaeay, Integrated Circuits—A Design Perspective.Upper Saddle River, NJ: Prentice-Hall, 2001

Y. He, C. H. Chang, and J. Gu, “low power & area efficient 64-bit square Root carry-select adder for low power applications,” in Proc. IEEE Int. Symp .Circuits Syst., vol. 4, pp. 4082–4085, 2005.

Rado Zlatanovici, Borivoje Nikolic, “Energy-Delay of Optimization 64-Bit Carry- Lookahead Adders,” IEEE J. Solid State circuits,vol.44, no. 2, pp. 569-583, Feb. 2009.

Navi.K , Kavehei.O, Rouholamini. M, Sahafi.A, “Low-Power and High-Performance 1-bit CMOS Full.Adder Cell,” Journal of Computers, Academy Press, vol. 3, no. 2, Feb. 2008.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.