Email this article 
Open Access
Subscription or Fee Access
A Fourth Order 1.8V Power Supply Loop Filter in Continuous Time Delta-Sigma ADC Implemented in 0.18-um CMOS Technology
Abstract
The use of a fourth order loop filter within a Continuous-Time (CT) ΔΣ Analog-to-Digital Converter (ADC) structure is explored and a custom prototype in a 0.18μm CMOS with a measured performance of 40dB gain, 70 degree phase margin and unity gain bandwidth of 79.060 MHz which consuming low power consumption at 1.8V power supply. A key innovation is the explicit use of the loop filter output to avoid the signal distortion that had severely limited the performance of ΔΣ ADC’s. The proposed architecture consists of the loop filter using active RC integrators in a low power. This study is implemented in Tanner Tools by using 0.18μm CMOS process.
Keywords
References
Praveen Prabha,“A Highly Digital VCO-Based ADC Architecture for Current Sensing Applications” in IEEE Journals of solid state circuits, VOL. 50 NO. 8, Aug. 2015.
Chang-Joon Park,“Efficient Broadband Current-Mode Adder-Quantizer Design for Continuous-Time Sigma–Delta Modulators” in IEEE transactions on very large scale integration (VLSI) systems,2014.
Anil Kumar Sahu,“Improved SNR and ENOB of Sigma-Delta Modulator for Post Simulation and High Level Modeling of Built-in-Self- Test Scheme” in ACEWRM, ISSN: 0975-8887,2014.
Z. T. Xu, X. L. Zhang, J. Z. Chen, S. G. Hu, Q. Yu And Y. Liu,“VCO-Based Continuous-Time Sigma Delta ADC Based On A Dual-Vco-Quantizer-Loop Structure” in Journal of Circuits, Systems, and Computers Vol. 22, No. 9 pp. 1340013-1-9, 2013.
Karthikeyan Reddy,“A 16-mW 78-dB SNDR 10-MHz BW CT ∑∆ ADC Using Residue-Cancelling VCO-Based Quantizer” in IEEE journal of solid-state circuits, Vol. 47, NO. 12,Dec 2012.
Mohammed Arifuddin Sohel, K. Chenna Kesava Reddy, Syed Abdul Sattar,“Design of Low Power ∑∆ ADC” in international journals of VLSI design & communication” in (VLSICS) Vol. 3, NO.4 pp. 67-79,Aug 2012.
Matthew Park And Michael H. Perrott, Senior Member IEEE, “A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time ∑∆ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 um CMOS” in IEEE journal of solid-state circuits, Vol. 44, NO. 12, Dec 2009
Matthew Z. Straayer, Student Member, IEEE, And Michael H. Perrott, Member IEEE,“A 12-Bit, 10-MHz Bandwidth, Continuous-Time ∑∆ ADC With a 5-Bit, 950MS/s VCO-Based Quantizer” in IEEE journal of solid-state circuits, Vol. 43, NO. 4 pp. 805-814,April 2008.
Gerhard Mitteregger,“A 20-mW 640-MHz CMOS Continuous-Time ∑∆ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB” in IEEE journal of solid-state circuits, Vol. 41, NO. 12 pp.2641-2649,Dec 2006.
Shouli Yan, Member IEEE, And Edgar Sánchez-Sinencio, Fellow IEEE,“A Continuous-Time ∑∆ Modulator With 88-dB Dynamic Range and 1.1-MHz Signal Bandwidth” in IEEE journal of solid-state circuits, Vol. 39, No. 1 pp. 75-86, Jan 2004.
Anil Kumar Sahu,“A Review on System Level Behavioral Modeling and Post Simulation of Builtin-Self-Test of Sigma-Delta Modulator Analog-to-Digital Converter” in IJRITCC, ISSN:2321-8169 pp. 206-209,2015.
B. Razavi, Design of Analog CMOS Integrated Circuits, ed. B. Razavi (McGraw Hill,America, 2009), pp. 369–373.
Shahana T.K,(2015) “Design of 1-Bit DAC for Delta-Sigma Modulator” in International Conference on Emerging Trends in Technology and Applied Sciences (ICETTAS 2015), ISSN: 0975 – 8887 pp.19-22.
Sebastian Zeller, Christian Muenker, Robert Weigel, and Thomas Ussmueller,( JULY 2014) “A 0.039mm2 Inverter-Based 1.82mW68.6 dB-SNDR 10 MHz-BW CT-∑∆ -ADC in 65 nm CMOS Using Power- and Area-Efficient Design Techniques” in IEEE Journal Of Solid-State Circuits, VOL. 49, NO. 7 pp.1-13.
Eric Gutierrez, Luis Hernandez, (2014) “A Low Power and Low Distortion VCO based ADC using a Pulse Frequency Modulator” in IEEE 978-1-4799-4132-2/14/$31.00 pp. 487-490
Gireeja D. Amin, Jaydip H. Chaudhari (April – 2013) “Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology” in International Journal of Engineering Research & Technology (IJERT), ISSN: 2278-0181, Vol. 2 Issue 4,pp.1160-1164.
Lukas Dörrer, Franz Kuttner, Patrizia Greco, Patrick Torta, and Thomas Hartig, (December 2005)” A 3-mW 74-dB SNR 2-MHz Continuous-Time Delta-Sigma ADC With a Tracking ADC Quantizer in 0.13-_m CMOS” in IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 12, pp. 2416-2427.
Johns, D. A., & Martin, K. (2008). Analog integrated circuit design. John Wiley & Sons.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.