Open Access Open Access  Restricted Access Subscription or Fee Access

Efficient Run-Time Task Allocation for Reconfigurable Multiprocessor System-on-Chip with Network-on-Chip

K. Suganya, M. Malathi

Abstract


In this paper, we propose a SOPC (System on a Programmable Chip) design based on multicore embedded system. Under our proposed scheme, in addition to conventional processor cores, we introduce dynamically reconfigurable accelerator cores to boost the performance of the system. We have built the prototype of the system using FPGAs (Field-Programmable Gate Arrays). Simulation results demonstrate significant system efficiency of the proposed system in terms of computation and power consumption. Our approach is to develop a highly flexible and scalable network design that easily accommodates the various needs. This paper presents the design of our NoC (Network on Chip) which is a part of the platform that we are developing for a reconfigurable system.

Keywords


Multicore System, System on a Programmable Chip (SOPC), Network-On-Chip (NoC), Multiprocessor System-On-Chip (MPSOC)

Full Text:

PDF

References


Axel Jantesh and Hannu Tenhumen, “Networks on Chip”, 2003,Kluwer Academic Publications, Boston, USA.

Kumar S., Jantsch A., Soininen J.P., Forsell M., Millberg M. , Oberg J., . Tiensyrja K, Hemani A., “A network on chip architecture and design methodology”, Proceedings of IEEE Computer Society Annual Symposium on VLSI, April 2002, pp. 105-112,

Luca Benini, Giovanni De Micheli, “Networks on Chips: A New SoC Paradigm”, Computer, v.35 n.1, January 2002, p.70-78.

Muhammad Ali, Michael Welzl, Sybille Hellebrand, “A dynamic routing mechanism for network on chip”, Proceedings of IEEE NORCHIP, Oulu, Finland, Nov. 2005,pp 21-22.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.