Open Access Open Access  Restricted Access Subscription or Fee Access

Design and Implementation of Flexible Adaptive Viterbi Decoder on FPGA

S.V. Viraktamath, Dr.G.V. Attimarad, Prakash R. Tonse

Abstract


Convolutional Coding and Decoding (CODEC) is a Forward Error Correction (FEC) technique that is particularly suited for a channel in which the transmitted signal is corrupted mainly by Additive White Gaussian Noise (AWGN). The Viterbi Algorithm (VA) has been widely applied for decoding convolutionally encoded data in digital communication systems over the last 30 years. In this proposed work, the hardware implementation of Flexible Adaptive Viterbi (FAV) Decoder is discussed. For a given code, the proposed algorithm yields nearly the same error performance as the Viterbi Algorithm while requiring a substantially smaller average number of computations. For the selected design parameters of code rate = ½ and constraint length of 3, a working frequency as high as 323.520MHz is observed on implementing FAV design on Xilinx Spartan 3e Field Programmable Gate Array (FPGA). Description of the Viterbi algorithm, design methodology of implementing it in VHDL (Very High Speed Integrated Circuits Hardware Description Language) and final implementation results using Xilinx ISE software are also given.

Keywords


Adaptive Viterbi, Convolutional, FEC, Trellis

Full Text:

PDF

References


K. van Berkel, P. Meuwissen, N. Engin, and S. Balakrishnan, “CVP: A programmable Co-vector processor for 3G mobile baseband processing”, The proceedings of World Wireless Congress, 2003.

A.J.Viterbi, “Error bounds for convolution codes and an asymptotically optimum decoding algorithm,” IEEE Trans. Information Theory, vol. IT-13, pp. 260- 269,1967.

3rd Generation Partnership Project, “Technical specification group radio access network; multiplexing and channel coding (FDD) (Release 4);‟ Tech. Rep. 3G TS 25.212 v4.1.0, , June 2001.

Parikshit Godbole, Anshul Batth, Nandakumar Ramaswamy, “High Speed Multi-lane LVDS Inter-FPGA Communication Link”, 2010 IEEE International Conference on Computational Intelligence and Computing Research. Page 430-433

Zulfakar Aspar, Zulkalnain Mohd Yusof, Ishak Suleiman, “Parallel Huffman Decoder with an Optimize Look UP Table Option on FPGA”, DOI: 0-7803-6355-8/00/ $10.00 2000 IEEE

Zoran Salcic, Stevan Berber, and Paul Secker, “FPGA Prototyping of RNN Decoder for Convolutional Codes”, EURASIP Journal on Applied Signal Processing Volume 2006, Article ID 15640, Pages 1–9 DOI 10.1155/ASP/2006/15640

Man Guo, M. Omair Ahmad,M. N. S. Swamy, and Chunyan Wang, “FPGA Design and Implementation of a Low-Power Systolic Array-Based Adaptive Viterbi Decoder”. IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 52, NO. 2, February 2005

Richard G. Shoup, “Parameterized Convolution Filtering in a Field Programmable Gate Array”.

Abdulqadir Alaqeeli and Janusz Starzyk, “Hardware Implementation for Fast Convolution with a PN Code Using Field Programmable Gate Array”, DOI: 0-7803-6661-1/01/$10.00 c2001 IEEE

M. KIVIOJA, J. ISOAHO and L. V ¨ ANSK¨A, “Design and Implementation of Viterbi Decoder with FPGAs”, Journal of VLSI Signal Processing 21, 5–14 (1999) 1999 Kluwer Academic Publishers. Manufactured in The Netherlands.

Abhishek Agrahari, Anand Darji, “FPGA Implementation of Baseband Modulation for Transceiver of 802.16e (Wi- MAX)”, International Journal of Engineering Science and Technology Vol. 2(8), 2010, 3721-3728

S.V.Viraktamath, G.V.Attimarad, “Impact of constraint length on performance of Convolutional CODEC in AWGN channel for Image applications”, International Journal of Engineering Science and Technology Vol. 2(9), 2010, 4696-4700

S.V.Viraktamath, G.V.Attimarad, “Performance Analysis of SOVA for Random Bit stream”, 2010 IEEE International Conference on Computational Intelligence and Computing Research. 978-1-4244-5967-4/10/$26.00 ©2010 IEEE.

S.V.Viraktamath, G.V.Attimarad, Ravi.H, V.P. Gejji, “Error Control Mechanisms using CODEC”, 2009 International Conference on Communication Software and Networks 978-0-7695-7/09 $25.00 © 2009 IEEE DOI 10.1109/ICCSN.2009.142

Gerard K. Rauwerda, Gerard J.M. Smit, “Implementing an Adaptive Viterbi Algorithm in Coarse-Grained Reconfigurable Hardware”. http://citeseerx.ist.psu.edu/.

François Chan and David Haccoun, “Adaptive Viterbi Decoding of Convolutional Codes over Memoryless Channels”. IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 45, NO. 11, NOVEMBER 1997.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.