

A Non-Intrusive BIST Capability for UART
Abstract
Keywords
References
H.-J. Wunderlich, Protest: A Tool for Probabilistic Testability Analysis, IEEE/ACM 22nd Design Automation Conference, Las Vegas, 1985, pp. 204-211.
J. A. Waicukauski, E. Lindbloom et al., WRP: A Method for Generating Weighted Random Patterns, IBM Journal of Research and Development, Vol. 33, No. 2, March 1989, pp. 149-161.
F. Brglez et al., Hardware-Based Weighted Random Pattern Generation for Boundary-Scan, IEEE International Test Conference, Washington, DC, 1989, pp. 264-274.
S. Hellebrand, S. Tarnick, J. Rajski, B. Courtois, Generation of Vector Patterns Through Reseeding of Multiple-Polynomial Linear Feedback Shift Registers, IEEE International Test Conference, Baltimore, MD, September 1992, pp. 120-129.
N. A. Touba and E. J. McCluskey, Altering a Pseudo-Random Bit Sequence for Scan-Based BIST, IEEE International Test Conference, Washington, DC, 1996, pp. 167-175.
H.J Wunderlich, G. Kiefer, Bit-flipping BIST, IEEE International Conference on Computer-Aided Design, 1996, pp. 337-343.
S. Chiusano, F. Corno, P. Prinetto, M. Sonza Reorda, Cellular Automata for Deterministic Sequential Test Pattern Generation, IEEE VLSI Test Symposium, 1997, pp.60-65.
S. Hellebrand, B. Reeb, S. Tarnick, H.-J. Wunderlich, Pattern Generation for a Deterministic BIST Scheme, IEEE/ACM International Conference on CAD-95, San Jose, CA, November 1995, pp. 88-94.
S. Cataldo, S. Chiusano, P. Prinetto, H-J. Wunderlich, Optimal Hardware Pattern Generation for Functional BIST, IEEE Design Automation and Test in Europe (DATE), 2000, pp.292-297.
A. P. Stroele, and H. J. Wunderlich, “Hardware-Optimal Test Register Insertion”, in IEEE Transactions On Computer-Aided Design of Integrated Circuits and Systems, June 1998, Vol. 17, No. 6, pp. 531-539.
Z. Navabi, “VHDL Analysis and Modeling of Digital Systems”, McGraw-Hill Inc., 1991.
M. S. Michael, “A Comparison of the INS8250, NS16450 and NS16550AF Series of UARTs”, National Semiconductor Application Note 493, April 1989.
“PC16550D Universal Asynchronous Receiver/Transmitter with FIFOs”, National Semiconductor Application Note, June 1995.
Shikha Kakar, Balwinder Singh, and Arun Khosla, Implementation of BIST Capability using LFSR Techniques in UART, International Journal of Recent Trends in Engineering, Vol 1, No. 3, 2009, pp.301-304.
Mohd Yamani Idna Idris, Mashkuri Yaacob, Zaidi Razak . A VHDL IMPLEMENTATION OF UART DESIGN WITH BIST CAPABILITY Faculty of Computer Science and Information Technology. University of Malaya.
Chakrabarty, et. al, “Deterministic Built-in Test Pattern Generation for High-Performance Circuits Using Twisted-Ring Counters,” IEEE Trans. of VLSI Systems, Vol. 8, No.5, pp. 633-636, Oct. 2000.
Charles E. Stroud “A Designer's Guide to Built-in Self-Test” Kluwer Academic Publishers 2002.
M. Ibrahim Abubakar, “A Built in Self Testable Bit-Slice Processor”, Faculty of Computer Science & Information Technology, University of Malaya, May 1995.
Refbacks
- There are currently no refbacks.

This work is licensed under a Creative Commons Attribution 3.0 License.