Providing High Performance for Network Processing By Using DDR3 Based Look-Up Circuit
Abstract
Keywords
Full Text:
PDFReferences
A. J. McAuley, et al, “Fast Routing Table Lookup Using CAMs”, Proceedings on 12th Annual Joint Conference of the IEEE Computer and Communications Societies (INFOCOM), Vol.3, March 1993, pp.1382 – 1391.
X. Yang, et al, “High Performance IP Lookup Circuit Using DDR SDRAM”, IEEE International SOC Conference (SOCC), Sept. 2008, pp. 3711-3742.
G. Allan, “The Love/Hate Relationship with DDR SDRAM Controllers”, MOSAID Technologies Whitepaper, 2006.
H. Kim, et al, “High-Performance and Low-Power Memory- Interface Architecture for Video Processing Application”, IEEE Transactions on Circuit and Systems for Video Technology, Vol. 11, Nov. 2001, pp. 1160-1170.
E. G. T. Jaspers, et al, “Bandwidth Reduction for Video Processing in Consumer Systems”, IEEE Transactions on Consumer Electronics, Vol. 47, No. 4, Nov. 2011, pp. 885- 894.
N. Zhang, et al, “High Performance and High Efficiency Memory Management System for H.264/AVC Application in the Dual-Core Platform”, ICASE, Oct. 2006, pp. 5719-5722.
J. Zhu, et al, “High Performance Synchronous DRAMs Controller in H. 264 HDTV Decoder”, Proceedings of International Conference on Solid-State and Integrated Circuts Technology, Vol. 3, Oct. 2004, pp. 1621-1624.
“High-Performance DDR3 SDRAM Interface in Virtex-5 Devices”, Xilinx, XAPP867 (v1.0), Sept 24, 2007.
T. Mladenov, “Bandwidth, Area Efficient and Target Device Independent DDR SDRAM Controller”, Proceedings of World Academy of Science, Engineering and Technology, Vol. 18, De. 2006, pp. 102-106.
“DDR3 SDRAM Specification” (JESD79-3A), JEDEC Standard, JEDEC Solid State Technology Association, Sept. 2007.
I. Sourdis and D. Pnevmatikatos, “Pre-decoded CAMs for Efficient and High-Speed NIDS pattern Matching” IEEE symposiums on FCCM, April 2004,pp.258-167
DDR SDRAM Controller, Reference Design RD1020, Lattice Semiconductor Corporation, April 2004.
DDR SDRAM Controller Using Virtex-4 FPGA Devices, Oliver despaux application, march27,2007
P. F. Tsuchiya, “Efficient and Flexible Hierarchical Address assignment” Proceedings of ISOC INET ‟92,kobe ,japan, june 2008
L. Chivin & R. Duckworth, “Content-addressable and associative memory: Alternatives to the ubiquitous RAM “ IEEE Magazine, pp. 51-64, July 2004
T.B. Pei, C. Zukowski, “VLSI Implementation of Routing tables: Tries and CAMs”, Proceedings of IEEE infocom ‟91 Bal Harbour, Florida , April 2001
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.