Open Access Open Access  Restricted Access Subscription or Fee Access

Power Optimized Embedded Processor Design with Parallel Pipelining

Kiritkumar Bhatt, Saurabh M Patel, A. I. Trivedi

Abstract


Power has become an important aspect in the design of general purpose processors. Hence, to explore how design tradeoffs affect the power and performance of the processor. Proper implementation of pipelining structure at the architectural level may consume less power and help to improve the energy efficiency of the processor, and may dissipate less power for the same performance or higher performance for the same power. Some architectural changes, such as pipelining and caching, can significantly improve efficiency. Unfortunately many other architectural tradeoffs leave efficiency unchanged. This is because a large fraction of the energy is dissipated in essential functions and is unaffected by the internal organization of the processor. This paper discusses the design and implementation of power optimized parallel pipelined structures of 16- bit CPU on Xilinx Spartan – 3E FPGA. A modified processor architecture is proposed to reduce the unnecessary switching activities to achieve significant power reduction.

Keywords


Processor Design, Embedded Processor, Low- Power Architecture, FPGA Implementation.

Full Text:

PDF

References


D A Patterson and J L Hennessy, “Computer Organization and Design, the hardware/software Interface” , Morgan Kaufmann, 2005.

Steve Furber, “ ARM – System on – chip Architecture” IInd Edition, Pearson Education, 2007.

Gautham,Parthsarathy, Karthi Balasubramaniam, “ Low Power Pipelined MIPS Processor Design”, Int. Conf. Proceeding on ISIC – 2009, pp. 462 – 465.

K.Bhatt, A.I.Trivedi, “Power Estimation of Switching Activity for Low- Power Implementation on FPGA”, Int. Journal of PDCS, Vol.3, No.14, pp.803 – 806, Nov’2011

O.T.C. Chen, S.wang, Y.-W. Wu, “ Minimization of switching activities of partial product for designing low-power multipliers”, IEEE Trans. On VLSI systems Vol.11,pp.418- 433, 2003.

L.Benini, A.Bogliolo and G.Micheli, “ A survey of design techniques for system – level dynamic power management”, IEEE trans. On VLSI systems, pp. 299 – 316, June -2000.

M.J.Flynn, “ Computer Architecture, pipelined and parallel processor design”, Narosa Publishing House – 2002.

M. Noman, O.Odesina,P. Ashafar,“Low-power Embedded Processor Design” SDP Thesis, University of Connecticut.

B.Mayer, “Low-Power design for Embedded Processors”, Proc. Of IEEE vol.89, No.11, Nov’2001.

Brown, Richard, “ A microprocessor Design project in an Introductory VLSI Course,” IEEE trans. On Education, vol.43, No.3, Aug’2000.

T. Austin, E.Larson and Ernest, “Simple Scalar: An infrastructure for Computer System Modeling”, computer 35(2), pp.59 – 67, Feb.’2002.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.