Open Access Open Access  Restricted Access Subscription or Fee Access

Fast Parallel Multiplier-Accumulator (MAC) Architecture Based on Radix-4 Modified Booth Algorithm

C. Muthulekshmi, T. Rajesh

Abstract


In this paper we are going to propose a new merged MAC (Multiplier-Accumulator) unit using Radix 4 Modified Booth Algorithm. In this method we are going to use a hybrid type of CSA (carry save adder), this type of CSA will improve the efficiency. It will use 1’s complement number for multiplication instead of 2’s complement number. Reduced pipelining scheme can improve the Speed of the MAC. This architecture can able to perform at high speed compared to the radix 2 modified booth algorithm. The proposed architecture will synthesize with 250, 180 and 130 m, and 90 nm standard CMOS library. We will analyze the results such as the amount of hardware delay and pipelining scheme based on the theoretical and experimental estimation. The proposed MAC will show the superior properties to the standard design in many ways. Speed and performance twice as much as the previous research in the similar clock frequency.

Keywords


Booth Multiplier, Carry save adder (Csa) Tree, Computer Arithmetic, Digital signal processing (Dsp), Multiplier and-accumulator (Mac).

Full Text:

PDF

References


J. J. F. Cavanagh, Digital Computer Arithmetic. New York: McGraw-Hill, 1984.

Information Technology-Coding of Moving Picture and AssociatedAutio, MPEG-2 Draft International Standard, ISO/IEC 13818-1, 2, 3, 1994.

JPEG 2000 Part I Fina1119l Draft, ISO/IEC JTC1/SC29 WG1.

O. L. MacSorley, “High speed arithmetic in binary computers,” Proc. IRE, vol. 49, pp. 67–91, Jan. 1961.

S. Waser and M. J. Flynn, Introduction to Arithmetic for Digital Systems Designers. New York: Holt, Rinehart and Winston, 1982.

A. R. Omondi, Computer Arithmetic Systems. Englewood Cliffs, NJ: Prentice-Hall, 1994.

A. D. Booth, “A signed binary multiplication technique,” Quart. J Math., vol. IV, pp. 236–240, 1952.

C. S. Wallace, “A suggestion for a fast multiplier,” IEEE Trans. Electron Comput., vol. EC-13, no. 1, pp. 14–17, Feb. 1964.

A. R. Cooper, “Parallel architecture modified Booth multiplier,” Proc.Inst. Electr. Eng. G, vol. 135, pp. 125–128, 1988.

N. R. Shanbag and P. Juneja, “Parallel implementation of a 4�4-bit multiplier using modified Booth’s algorithm,” IEEE J. Solid-State Circuits, vol. 23, no. 4, pp. 1010–1013, Aug. 1988.

G. Goto, T. Sato, M. Nakajima, and T. Sukemura, “A 54�54 regular structured tree multiplier,” IEEE J. Solid-State Circuits, vol. 27, no. 9,pp. 1229–1236, Sep. 1992.

J. Fadavi-Ardekani, “M�N Booth encoded multiplier generator using optimized Wallace trees,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 1, no. 2, pp. 120–125, Jun. 1993.

N. Ohkubo, M. Suzuki, T. Shinbo, T. Yamanaka, A. Shimizu, K Sasaki, and Y. Nakagome, “A 4.4 ns CMOS 54�54 multiplier using pass-transistor multiplexer,” IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 251–257, Mar. 1995.

A. Tawfik, F. Elguibaly, and P. Agathoklis, “New realization and implementation of fixed-point IIR digital filters,” J. Circuits, Syst., Comput., vol. 7, no. 3, pp. 191–209, 1997.

A. Tawfik, F. Elguibaly, M. N. Fahmi, E. Abdel-Raheem, and P. Agathoklis, “High-speed area-efficient inner-product processor,” Can. J. Electr. Comput. Eng., vol. 19, pp. 187–191, 1994.

F. Elguibaly and A. Rayhan, “Overflow handling in inner-product processors,”in Proc. IEEE Pacific Rim Conf. Commun., Comput., Signal Process. Aug. 1997, pp. 117–120.

F. Elguibaly, “A fast parallel multiplier–accumulator using the modified Booth algorithm,” IEEE Trans. Circuits Syst., vol. 27, no. 9, pp. 902–908, Sep. 2000.

A. Fayed and M. Bayoumi, “A merged multiplier-accumulator for high speed signal processing applications,” Proc. ICASSP, vol. 3, pp. 3212–3215, 2002.

P. Zicari, S. Perri, P. Corsonello, and G. Cocorullo, “An optimized adder accumulator for high speed MACs,” Proc. ASICON 2005, vol. 2, pp. 757–760, 2005.

T. Sakurai and A. R. Newton, “Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas,” IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584–594, Feb. 1990.

Young-Ho Seo, Member, IEEE, and Dong-Wook Kim, Member, IEEE,”A New VLSI Architecture of Parallel Multiplier–Accumulator Based on Radix-2 Modified Booth Algorithm” IEEE Transactions on Very large scale integration (VLSI) systems, vol. 18, no. 2, February 2010.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.