Reconfigurable Carry Save Adders
Abstract
Keywords
Full Text:
PDFReferences
R. Hartenstein, “A decade of reconfigurable computing: A V Synthesis Report of addition unit retrospective” in Proc. DATE‟01, Munich, Germany, Mar. 2001.
Kiran Bondalapati and Viktor K. Prasanna “Reconfigurable Computing Systems”, Proceedings of IEEE, July 2002.
Taewhan Kim, William Jao, And Steve Tjiang,” Circuit Optimization Using Carry–Save–Adder Cells”, Ieee Transactions On Computer-Aided Design Of Integrated Circuits And Systems, Vol. 17, No. 10, October 1998.
Junhyung Um, Taewhan Kim, “An Optimal Allocation of Carry-Save-Adders in Arithmetic Circuits”. March 2001 (vol. 50 no. 3) pp. 215-233
R. M. M. Oberman.” Digital Circuits for Binary Arithmetic”. The Macmillan Press Ltd. Isbn: 0-333-25535-6, 1979.
Koji Inoue, Hamid Noori, Farhad Mehdipour, Takaaki Hanada, and Kazuaki Murakami,”ALU-Array based Reconfigurable Accelerator for Energy Efficient Executions”, IEEE,2009
H. Calder ´on, G. Gaydadjiev, and S. Vassiliadis.” FPGA based implementation of Reconfigurable Universal Adders”. Tech- nical Report CE-TR-2007-01, pages 1 – 21, Jan 2007.
B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, Oxford University Press, 2000.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.