

Energy Efficient FPGA Based VLSI Architecture for Mpeg-2 Audio/Video Decoding
Abstract
Keywords
References
A. B. Kinsman, H. F. Ko, and N. Nicolici, ―Release of Verilog design file for MP3 audio and MPEG2 audio/video,‖ 2007.
Organization for Standardization, Geneva, Switzerland, ―Information Technology—Generic Coding of Moving Pictures and Associated Audio Information: Parts 1–3,‖ ISO/IEC 13818, 2000.
C.D. Chien, K.P. Lu, Y.M. Chen, J.I. Guo, Y.S. Chu, and C.L. Su, ―An area-efficient variable length decoder IP core design for MPEG-1/2/4 video coding applications,‖ IEEE Trans. Circuits Syst. for Video Technol., vol. 16, no. 9, pp. 1172–1178, Sep. 2006.
L. Feng, G. Rui, S. Shu, and C. Xu, ―HW/SW co-design and implementation of multi-standard video decoding,‖ in Proc.Workshop Embed. Syst. for Real Time Multimedia, 2006, pp. 87–92.
Y. Ye, L. Yuanjiu, and S. kaixiong, ―Architecture and software implementation of HDTV video decoder on a single chip, MPEG decoder,‖ in Proc. Int. Conf. Comput. Graphics, Imag. Visualisation, 2006, pp. 226–230.
A. Zemva and M.Verderber, ―FPGA-orientedHW/SW implementation of the MPEG-4 video decoder,‖ Microprocessors Microsyst., vol. 31, no. 5, pp. 313–325, Aug. 2007.
F. Shafait, M. Usman, A. ul Hassan, H. Jamal, and S. A. Khan, ―Architecture for 2-D IDCT for real decoding of MPEG/JPEG compliant bitstreams,‖ in Proc. Int. Conf. Microelectron. (ICM), 2005, pp. 229–233.
R. Swamy, M. Khorasani, Y. Liu, D. Elliott, and S. Bates, ―A fast, pipelined implementation of a two-dimensional inverse discrete cosine transform,‖ in Proc. Canadian Conf. Elect. Comput. Eng., 2005, pp. 665–668.
T.-H. Tsai, C.-N. Liu, and Y.-W.Wang, ―A pure-ASIC design approach for MPEG-2 AAC audio decoder,‖ in Proc. Int. Conf. Inf., Commun. Signal Process, 2003, pp. 226–230.
K. H. Bang, N. H. Jeong, J. S. Kim, Y. C. Park, and D. H.Youn, ―Design and VLSI implementation of a digital audio-specific DSP core for MP3/ AAC,‖ IEEE Trans. Consumer Electron., vol. 48, no. 3, pp. 790–795, Aug. 2002.
A. Cugnini and R. Shen, ―MPEG-2 video decoder for the digital HDTV grand alliance system,‖ IEEE Trans. Consumer Electron., vol. 14, no. 3, pp. 748–753, Aug. 1995.
S.-C. Han, S.-K. Yoo, S.-W. Park, N.-H. Jeong, J.-S. Kim, K.-S. Kim, Y.-T. Han, and D.-H. Youn, ―An ASIC implementation of the MPEG-2 audio decoder,‖ IEEE Trans. Consumer Electron., vol. 42, no. 3, pp. 540–545, Aug. 1996.
K. Kohiyama, H. Shirai, K. Ogawa, A. Manakata, Y. Koga, and M. Ishizaki, ―Architecture of MPEG-2 digital set-top-box for CATV VOD system,‖ IEEE Trans. Consumer Electron., vol. 42, no. 3, pp. 667–672, Aug. 1996.
Xilinx Incorporated, San Jose, CA, ―Xilinx multimedia board,‖ 2004. [Online]. Available: http://www.xilinx.com/products/boards/multimedia/.
Mentor Graphics, Wilsonville, OR, ―MentorGraphics,‖2005.[Online]. Available: http://www.model.com/
Refbacks
- There are currently no refbacks.

This work is licensed under a Creative Commons Attribution 3.0 License.