Open Access Open Access  Restricted Access Subscription or Fee Access

Power-Delay Co-Analysis of TSV for Three Dimensional Integrated Circuits

G. Subhashini, J. Mangaiyarkarasi

Abstract


In this paper, the operation of S-G pair TSV, coaxial TSV, tapered S-G pair TSV and tapered coaxial TSV are analyzed where the TSV resistance, inductance, and capacitance need to be modeled to find out their impact on the performance of a 3-D circuit. The RLC parameters of the TSV are modeled as a function of physical factor and material characteristics. The performance of the analytically modeled TSV in the form of lumped elements (R, L, and C) circuit was simulated using the Virtuoso Schematic editor and Analog Design Environment of Cadence Tool. Delay, crosstalk and power are determined and compared between various TSV structures. The delay and power have been reduced in tapered coaxial TSV structure compared with other types of TSV structure.

Keywords


3D ICs, TSV, RLC, Coaxial TSV, S-G Pair TSV, Tapered TSV, Cadence Tool.

Full Text:

PDF

References


Aida Todri,SandipKundu, Patrick Girard, Alberto Bosio, Luigi Dilillo, and Arnaud Virazel, “A Study of Tapered 3- D TSVs for Power and Thermal Integrity,” IEEE Trans. vlsi systems, vol. 21, no. 2, february 2013.

W. R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. M.Sule, M. Steer, and P. D. Franzon, “Demystifying 3D ICs: The prosand cons of going vertical,” IEEE Design Test Comput., vol. 22, no. 6, pp. 498–510, 2005.

EgeEngin, Member, IEEE, and SrinidhiRaghavanNarasimhanStudent Member, IEEE,” Modeling of Crosstalk in Through Silicon Vias”, IEEE

Transactions on Electromagnetic Compatibility, Vol. 55, No. 1, February 2013.

G. Katti, M. Stucchi, K. De Meyer, and W. Dehaene,“Electrical modeling and characterization of through silicon via for three-dimensional ICs,” IEEE Trans. Electron Devices, vol. 57, no. 1, pp. 256–262, Jan. 2010.

M. Motoyoshi, “Through-silicon via,” Proc. IEEE, vol. 97, no. 1, pp.43–48, Jan. 2009.

W. Topol, D. C. La Tulipe, L. Shi, D. J. Frank, K. Bernstein, S. E.Steen, A. Kumar, G. U. Singco, A.M. Young, K.W. Guarini, and M.Ieong, “Three-dimensional integrated circuits,” IBM J. Res. Development, vol. 50, no. 4–5, pp. 491–506, 2006.

T. Bandyopadhyay, R. Chatterjee, D. Chung, M. Swaminathan, and R. Tummala, “Electrical modeling of annular and co-axial TSVs considering MOS capacitance effects,” IEEE Conf. EPEPS, pp. 117– 120, Oct. 2009.

ZhengXu and Jian-Qiang Lu, Fellow, IEEE, “Three-Dimensional Coaxial Through-Silicon-Via (TSV) Design,” IEEE ELECTRON DEVICE LETTERS, VOL. 33, NO. 10, OCTOBER 2012.

Xiaoxia Wu, Wei Zhao, Mark Nakamoto, Chandra Nimmagadda, DurodamiLisk, Sam Gu, RikoRadojcic, Matt Nowak, and Yuan Xie, “Electrical Characterization for Intertier Connections and Timing Analysis for 3-D ICs” IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS,VOL. 20, NO. 1, JANUARY 2012.

H. Yu and L. He, “Dynamic power and thermal integrity in 3D integration,” inProc.Int. Conf. Commun., Circuits, Syst., 2009, pp.1108–1112.m.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.