Open Access Open Access  Restricted Access Subscription or Fee Access

VLSI Implementation of High Speed Programmable Duty Corrector for All Digital Applications

R. Prabhakaran, K. Mohanasundhari

Abstract


Double Data Rate (DDR) memory used for speedy data transmission applications such double sampling analog-to digital converter, the up and negative edges of the structure clock are utilize for data sampling. Thus, these systems involve a correct 50% duty sequence of the system clock. The two wide ranges All Digital Duty Cycle Correctors (ADDCC) with output clock Phase Alignment are here. The proposed phase alignment (PA) ADDCC not only realizes the preferred output/input PA, but as well continues the output duty cycle at 50% with a round locking time and High-Resolution (HR) ADDCC without a half cycle delay line can improve the interruption resolution and the delay mismatch problem. Glitch free NAND-base DCDL which overcome this control by opening the take up of NAND-based DCDLs in a wide range of applications DCDL continues the matching resolution and minimum delay NAND-based DCDL.ADDCC is implemented in an all-digital manner to decrease circuit complexity and leakage power in advanced development technologies and, thus, are very proper for system-on-chip (soc) applications.


Keywords


All-Digital Duty Cycle Correctors (ADDCC), Double Data Rate (DDR), High-Resolution (HR), Phase Alignment (PA), System-On-Chip (SOC).

Full Text:

PDF

References


Ching-Che Chung, Duo Sheng, and Sung-En Shen High- Resolution All-Digital Duty-Cycle Corrector in 65-nm CMOS Technology VOL. 22, NO. 5, MAY 2014.

R. B. Staszewski, K.Muhammad, D. Leipold, C.-M.Hung, Y.-C. Ho,J. L. Wallberg, C. Fernando, K. Maggio, R. Staszewski, T. Jung, J.Koh, S. John, I. Y. Deng, V. Sarda, O. Moreira-Tamayo, V. Mayega,R. Katz, O. Friedman, O. E. Eliezer, E. de-Obaldia, and P. T. Balsara,“All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS,” IEEE J. Solid-State Circuits, vol.39, no. 12, pp. 2278–2291, Dec. 2004.

R. B. Staszewski and P. T. Balsara, All Digital Frequency Synthesizer in Deep Submicron CMOS. New York: Wiley, 2006.

K. H. Choi, J. B. Shin, J. Y. Sim, and H. J. Park, “An interpolating digitally controlled oscillator for a wide range all digital PLL,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 9, pp. 2055–2063, Sep.2009.

T. M. Matano, Y. Takai, T. Takahashi, Y. Sakito, I. Fujii, Y. Takaishi, H. Fujisawa, S.Kubouchi, S. Narui,K.Arai,M.Morino, M.Nakamura,S. Miyatake, T. Sekiguchi, and K. Koyama, “A 1-Gb/s/pin 512-Mb DDRII SDRAM using a digital DLL and a slew-rate-controlled output buffer,” IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 762–768, May 2003.

J. S. Wang, C. Y. Cheng, J. C. Liu, Y. C. Liu, and Y. M. Wang, “A duty cycle distortion tolerant half delay line low-power fast lock in all digital delay locked loop,” IEEE J. Solid-State Circuits, vol. 45, no. 5, pp. 1036–1047, May 2010.

L.Wang, L. Liu, and H. Chen, “An implementation of fast-locking and wide-range 11-bit reversible SAR DLL,” IEEE Trans. Circuits Syst. II,Exp. Briefs, vol. 57, no. 6, pp. 421–425, Jun. 2010.

R. J. Yang and S. I. Liu, “A 40–550 MHz harmonic-free all digital delay locked loop using a variable SAR algorithm,” IEEE J. Solid-State Circuits, vol. 42, no. 2, pp. 361–373, Feb. 2007.

D. D. Caro, C. A. Romani, N. Petra, A. G. M. Strollo, and C. Parrella, “A 1.27 GHz, all digital spread spectrum clock generator/synthesizer in 65 nm CMOS,” IEEE J. Solid-State Circuits, vol. 45, no. 5, pp. 1048–1060, May 2010.

X. P. Yu et al., “Design of a low power wideband high resolution programmable frequency divider,” IEEE Trans. Very Large Scale Integer. (VLSI) Syst., vol. 13, no. 9, pp. 1098–1103, Sep. 2005.

H. R. Rategh et al., “A CMOS frequency synthesizer with an injected locked frequency divider for 5-GHz wireless LAN receiver,” IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 780–787, May 2000.

C. C. Chung and C. Y. Lee, “An all-digital phase-locked loop for high speed clock generation,” IEEE J. Solid-State Circuits, vol. 38, no. 2,pp. 347–351, Feb. 2003.

J.-H. Bae, J.-H. Seo, H.-S. Yeo, J.-W. Kim, J.-Y. Sim, and H.-J. Park,“An All-digital 90-degree phase-shift DLL with loop-embedded DCC for 1.6Gbps DDR Interface,” in Proc. IEEE Custom Integr. Circuits Conf.,Sep. 2007, pp. 373–376.

D. Shin, W.-J. Yun, H.-W. Lee, Y.-J. Choi, S. Kim, and C. Kim, “A 0.17-1.4GHz low-jitter all digital DLL with TDC-based DCC using pulse width detection scheme,” in Proc. Eur. Solid-State Circuits Conf., Sep. 2008, pp. 82–85.

H.-J. Hsu, C.-C. Tu, and S.-Y. Huang, “A high-resolution all-digital phase-lock loop with its application to built-in speed grading for memory,” in Proc. IEEE Symp. VLSI Design Autom., Apr. 2008,pp. 267–270.

D. Sheng, C.-C. Chung, and C.-Y. Lee, “An ultra-low-power and portable digitally controlled oscillator for SoC applications,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 54, no. 11, pp. 954–958, Nov. 2007.

J. Gu, J. Wu, D. Gu, M. Zhang, and L. Shi, “All-digital wide range precharge logic 50% duty cycle corrector,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 4, pp. 760–764, Apr. 2012.

S.-K. Kao and S.-I. Liu, “All-digital fast-locked synchronous duty-cycle corrector,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 12, pp. 1363–1367, Dec. 2006.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.