

Design of 4-Bit Flash ADC using TIQ based Comparator
Abstract
Analog-to-digital converters are the key components
in modern electronic systems. Since signal processing in digital domain has widely being studied, designing an analog-to-digital converter has become more challenging for the researchers. In this
paper, a novel flash analog-to-digital converter for low-power & high speed applications has been proposed by incorporating the threshold inverter quantization technique. The key idea of this technique is to generate 2n – 1 different sized threshold inverter quantization comparators for an n-bit converter due to which the fast data conversion speed improves the operating speed and the elimination of ladder resistors leads significant reduction in the power consumption. The use of two cascaded inverters as a voltage comparator is the
reason for the technique's name (TIQ). The voltage comparators compare the input voltage with internal reference voltages, which are determined by the transistor sizes of the inverters. Hence, we do not need the resistor ladder circuit used in a conventional flash ADC.
Unlike the conventional flash ADC whose comparators are all
identical in size, the TIQ based ADC has individual comparators in all different sizes. To construct an n-bit flash TIQ based ADC, one must find 2n- 1 different inverters, each has different Vm value, and
one must arrange them in the order of their Vm value. The gain boosters make sharper thresholds for comparator outputs and provide a full digital output voltage swing. The comparator outputs - the
thermometer code - are converted to a binary code in two steps through the `01' generator and the encoder. The proposed 4 bit flash ADC using TIQ is designed using FAT tree encoder and simulated
with the help of TANNER-EDA tool in 0.25 μm CMOS technology.
Keywords
References
Jincheol Yoo, “A TIQ based cmos flash ADC converter for system-onchip
applications”, PhD thesis, The Pennsylvania State University, May
Jincheol Yoo,, Kyusun Choi, and Ali Tangel2, “A 1-GSPS CMOS Flash
A/D Converter for System-on-Chip Applications”, Proceedings. IEEE
Computer Society Workshop on VLSI, Orlando, FL , USA 2001, pp 135
– 139.
Chia-Chun Tsai Kai-Wei Hong Yuh-Shyan Hwang Wen-Ta Lee
Trong-Yen Lee, “New power saving design method for CMOS flash
ADC”, MWSCAS '04. The 2004 47th Midwest Symposium on Circuits
and Systems, 2004. VOl 3, pp 371-374.
Meghana Kulkarni, V. Sridhar, G.H. Kulkarni “4-Bit Flash Analog to
Digital Converter Design using CMOS-LTE Comparator” IEEE
Conference Circuits and Systems (APCCAS), IEEE Asia Pacific
Conference , pp. 772 – 775, 2010.
P.Iyappan, P.Jamuna, and S.Vijayasamundiswary, “Design of Analog to
Digital Converter Using CMOS Logic”, IEEE International Conference
on Advances in Recent Technologies in Communication and
Computing, 2009, pp 74 -76.
Meghana Kulkarni, V. Sridhar, G.H. Kulkarni, “The quantized
differential comparator in flash analog to digital converter design”,
International Journal of Computer Networks & Communications
(IJCNC), Vol.2, No.4, July 2010, pp 37-45.
J. Ramesh, K. Gunavathi, “A 8-BIT TIQ based 780 msps CMOS flash
A/D converter”, IEEE International Conference on Computational
Intelligence and Multimedia Applications 2007, pp 201-205.
D. Lee, J. Yoo, and K. Choi, “Design method and automation of
comparator generation for flash A/D converter,” in Proc. Int. Symp.
Quality Electronic Design, Mar. 2002, pp. 138–142.
Ali TANGEL, Kyusun CHOI, “The CMOS Inverter” as a comparator in
ADC designs”, in Proc. Intl' Conference on Electrical and Electronics
Engineering, Nov. 2001, pp. 1-5.
Sudakar S. Chauhan, S. Manabala, S.C. Bose and R. Chandel, “A new
approach to design low power CMOS flash A/D converter”,
International Journal of VLSI design & Communication Systems
(VLSICS) Vol.2, No.2, June 2011.
D. Lee, J. Yoo, K. Choi, J. Ghaznavi, “Fat Tree Encoder Design for
Ultra-high Speed Flash A/D Converters”, The 45th Midwest Symposium
on Circuits and Systems, pp. 87-90, 2002.
D. Ghai, S. P. Mohanty, and E. Kougianos, "A 45nm Flash Analog to
Digital Converter for Low Voltage High Speed System on
Chips", in Proceedings of the 13th NASA Symposium on VLSI Design,
, CD-ROM Electronic Proceedings paper # 3.1 (10 pages).
Sung-Mo Kang, Yusuf Leblebici, “CMOS Digital Integrated Circuits
Analysis and Design”, 3rd Edition, TMH publication New Delhi. 2010
Refbacks
- There are currently no refbacks.

This work is licensed under a Creative Commons Attribution 3.0 License.