Open Access Open Access  Restricted Access Subscription or Fee Access

Design and Implementation of CRC Architecture Using Double-Edge Triggered Flip-Flop

G. Kanimozhi, L. Sheela

Abstract


The Cyclic redundancy check is an efficient error detection technique that is widely utilized in digital data communication, Ethernet, ATM and other fields such as data storage, data compression. In general, it is possible for CRC polynomials to detect all single-bit, double-bit and burst errors. Our paper presents the design and implementation of a programmable cyclic redundancy check (CRC) computation circuit architecture using Double Edge Triggered Flip-Flop, suitable for deployment in network related system-on-chips. DET flip-flop has been used, since it reduces the operating clock frequency to half and reduces the no. of clock cycles required for data transition compared to the use of D Flip-Flop. The architecture has been designed to be field programmable so that it is fully flexible in terms of polynomial deployment and input port width. The circuit also includes an embedded configuration controller that has a low reconfiguration time and hardware cost.

Keywords


Cyclic Redundancy Check (CRC), Error Detection, Field Programmable, Reconfigurable, Generator Polynomial

Full Text:

PDF

References


P. Koopman, “32-bit cyclic redundancy codes for internet applications,” in proc. DSN, pp. 459-472.

T. Bi-Pei and C. Zukowski, “High-speed parallel CRC circuits in VLSI,” IEEE Trans. Commun., vol. 40, no. 4, pp. 653-657, Apr. 1992.

Weidong Lu, “Designing TCP/IP functions in FPGA,” from MSc THESIS, computer engineering, Mekelweg 4, 2003.

G. Campobello, M. Russo, and G. Patane, “Parallel CRC realization,” IEEE Trans. Comput., vol. 52, no. 10, pp. 1312-1319, Oct. 2003.

M. Sprachmann, “Automatic generation of parallel CRC circuits,” IEEE Des. Test Comput., vol. 18, no. 3, pp. 108-114, May/Jun. 2001.

P. Koopman and T. Charkravarty, “Cyclic Redundancy Code (CRC) polynomial selection for embedded networks,” in Proc. DSN, pp. 145-154.

R. Hosain, L. D. Wronshi, and A. albicki, „ Low power design using double edge triggered flip-flop‟, IEEE Trans. Very Large Scale Integrated (VLSI) Syst., vol. 2, no. 2, pp. 261-265, Jun. 1994.

J.H.Derby, “High-speed CRC computation using state-space transformations,” in Proc. Globecom, Nov. 2001, pp. 166-170.

T. Henriksson and D. Liu, “Implementation of fast CRC calculation,” in Proc. ASP-DAC, 2003, pp. 563-564.

F. Monteiro, A. Dandache, A. M‟sir, and B. Lepley, “A fast CRC implementation on FPGA using a pipelined architecture for the polynomial division,” in Proc. ICECS, 2001, vol. 3, pp. 1231-1234.

M. D. Shieh, M. H. Sheu, C. H. Chen, and H. F. Lo, “A systematic approach for parallel CRC computations,” J. Inf. Sci. Eng., vol. 17, pp. 445-461, 2001.

D. Sarwate, “Computation of cyclic redundancy checks via table look-up,” Commun. ACM, vol. 31, no. 8, pp. 1008-1013, Aug.1988.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.