Low Power and High Speed Clock Triggered Comparator using 0.18μm Technology
Abstract
Keywords
Full Text:
PDFReferences
S. Kale and R.S. Gamad, “Design of a CMOS Comparator for Low Power and High Speed”, International Journal of Electronic Engineering Research, pp. 29–34, Volume 2 Number 1 (2010).
Sunghyun Park and Michael P. Flynn, 2006,“A Regenerative Comparator Structure With Integrated Inductors”, IEEE Transactions on circuits and systems-I: Regular papers, Vol. 53, No. 8, Aug. 2006.
X. Li, W. L. Kuo, Y. Lu, R. Krithivasan, T. Chen, J. D. Cressler, and A. J. Joseph, 2005, “ A 7-bit, 18 GHz SiGe HBT Comparator for Medium Resolution A/D Conversion”, IEEE 2005.
Suchithra N.P, Naveenkumar M, Jayashree C. Nidagundi, “ Design and Simulation of Low Power and High Speed Comparator”, National Conference Coimbatore
Wu Rong, Wu Xiaobo and Yan Xiaolang, “A Dynamic CMOS Comparator with High Precision and Resolution”, pp 1567-1570, IEEE, 2004.
Vishnu B. Kulkarni, “Low-Voltage CMOS Comparators with Programmable Hysteresis, New Mexico State University, New Mexico.
R. Jacob Baker,”CMOS Circuit Design, Layout, and Simulation”, John Wiley & Sons, Inc., Second edition, 2005.
Meena Panchore and R. S. Gamad, “Low Power and High Speed CMOS Comparator Design Using 0.18μm Technology”, International Journal of Electronic Engineering Research ISSN 0975 - 6450 Volume 2 Number 1 (2010) pp. 71–77 © Research India Publications.
R. Wang, Kaihang Li, J. Zhang, Bin Nie, “A High Speed High Resolution Latch Comparator for-pipeline ADC”, pp 28-31, IEEE, 2007.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.