Open Access Open Access  Restricted Access Subscription or Fee Access

Design and Analysis of Symmetric Extended Source/Drain Schottky Tunneling Transistor

J. Ajayan, D. Jackuline Moni

Abstract


In this paper, the performance of Symmetric Extended Source/Drain Schottky Tunneling Transistor (ESD-ST-SOIFET) with different gate structures are investigated through a TCAD modeling study and compared with the performances of STSFET and conventional CMOS devices. The Symmetric Extended Source/Drain Schottky Tunneling Transistor has the source/drain regions replaced with silicide as opposed to highly doped silicon in conventional devices.The aim is to improve the on current and reduce the leakage current of the low gate length devices. It is shown that, the doped extension regions adjacent to the source/drain schottky barrier improves the drive current by shrinking the schottky barrier and also the simulation results shows that the increasing doping levels at the source/drain(S/D) extensions increases the leakage current. The optimized device shows excellent short channel immunity, compared to conventional CMOS devices. Thus the optimal S/D design for high performance is more likely to be decided by practical considerations such as process integration. The analysis also shows that, the best characteristics of the proposed device can be obtained only if using proper silicides at the S/D regions. This paper presents the simulation study of ESD-ST-SOIFET. The silicide technology can be used for the fabrication of this device. This device is considered one of the most promising candidates for future nanotechnology world.

Keywords


Contact Resistance, High-K Gate Dielectrics, Nano Scale Devices, Semiconductor Device Modeling.

Full Text:

PDF

References


R. A. Vega, “On the modelling and design of Schottky field-effect transistors, ”IEEE Trans. Electron Devices, vol. 53, no. 4, pp. 866–874, Apr.2006.

R. A. Vega and T.-J. K. Liu, “A comparative study of dopant-segregated Schottky and raised source/drain double-gate MOSFETS , ” IEEE Trans. Electron Devices, vol. 55, no. 10, pp. 2665–2677, Oct. 2008.

L. E. Calvet, H. Leubben, M. A. Reed, C. Wang, J. P. Snyder, and J. R. Tucker, “Suppression of leakage current in Schottky barrier metal oxide-semiconductor field-effect transistors,” J. Appl. Phys., vol. 91, no. 2, pp. 757–759, Jan. 2002.

M. Fritze, L. Chen, S. Calawa, D. Yost, B. Wheeler, P. Wyatt, C. L. Keast, J. Snyder, and J. Larson, “High-speed Schottky-barrier p-MOSFET with fT = 280 GHz,” IEEE Electron Device Lett., vol. 25, no. 4, pp. 220–222, Apr. 2004.

K. Narasimhulu and D. K. Sharma, V. R. Rao, “Impact of lateral asymmetric channel doping on deep submicrometer mixed-signal device and circuit performance,” IEEE Trans. Electron Devices, vol. 50, no. 12, pp. 2481–2489, Dec. 2003.

B. Pellegrini, “Properties of silicon-metal contacts versus metal work function, silicon impurity concentration and bias voltage,” J. Phys. D: Appl. Phys., vol. 9, pp. 55–68, 1976.

C. Wang, J. P. Snyder, and J. R. Tucker, “Sub-40 nm PtSi Schottky source/drain metal-oxide-semiconductor field-effect transistors,” Appl. Phys. Lett., vol. 74, pp. 1174–1176, Feb. 1999.

M. Fritze, C. L. Chen, S. Calawa, D. Yost, B. Wheeler, P. Wyatt, C. L. Keast, J. Snyder, and J. Larson, “High-speed Schottky-barrier pMOSFET with FT = 280 GHz,” IEEE Electron Device Lett., vol. 25, no. 4, pp. 220–222, Apr. 2004.

S. Xiong, T.-J. King, and J. Bokor, “A comparison study of symmetric Ultra thin-body double-gate devices with metal source/drain and doped source/drain,” IEEE Trans. Electron Devices, vol. 52, no. 8, pp. 1859– 1867, Aug. 2005.

W. Saitoh, A. Itoh, S. Yamagami, and M. Asada, “Analysis of Short - channel Schottky source/drain metal-oxide-semiconductor field-effect transistor on silicon on insulator substrate and demonstration of sub-50-nm n-type devices with metal gate,” Jpn. J. Appl. Phys., pt. 1, vol. 38, pp. 6226–6231, Nov. 1999.

A. Itoh, M. Saitoh, and M. Asada, “A 25-nm-long channel metal-gate p-type Schottky source/drain metal-oxide-semiconductor field effect transistor on separation-by-implanted-oxygen substrate,” Jpn. J. Appl. Phys., pt. 1, vol. 39, pp. 4757–4758, Aug. 2000.

W. Saitoh, A. Itoh, S. Yamagami, and M. Asada, “Analysis of short-channel Schottky source/drain metal-oxide-semiconductor field-effect transistor on silicon on insulator substrate and demonstration of sub-50-nm n-type devices with metal gate,” Jpn. J. Appl. Phys., pt. 1, vol. 38, pp. 6226–6231, Nov. 1999.

S. A. Rishton, K. Ismail, J. O. Chu, K. Chan, and K. Y. Lee, “New Complimentary metal-oxide semiconductor technology with self-aligned Schottky source/drain and low- resistance T gates,” J. Vac. Sci. Technol. B, vol. 15, pp. 2795–2798, Nov. 1997.

J. P. Snyder, C. R. Helms, and Y. Nishi, “Experimental investigation of a PtSi source and drain field emission transistor,” Appl. Phys. Lett., vol. 67, pp. 1420–1422, Sept. 1995.

J. Kedzierski, P. Xuan, E. H.Erik H. Anderson, J. Bokor, T.-J.Tsu-Jae King, and C. Hu, “Complementary silicide source/drain thin-body MOSFETs for the 20 nm gate length regime,” in IEDM Tech. Dig., 2000, pp. 57–60.

K. Matsuzawa, K. Uchida, and A. Nishiyama, “A unified simulation of Schottky and ohmic contacts , ” IEEE Trans. Electron Devices, vol. 47, no. 1, pp. 103–108, Jan. 2000.

S. M. Sze, Physics of Semiconductor Devices, 2nd ed. Hoboken, NJ: Wiley, 1998.

Synopsys TCAD, Synopsys, Mountain View, CA.

Moongyu Jang, Seongjae Lee, and Kyoungwan Park “Erbium Silicided n-Type Schottky Barrie r Tunnel Transistors for Nanometer Regime Applications” IEEE transactions on nanotechnology, vol. 2, no. 4, december 2003

M. Ieong, P. M. Solomon, S. E. Laux, W.-S. P. Wong, and D. Chidambarrao, “Comparison of raised and Schottky S/D MOSFETs using a novel tunneling contact model, ” in IEDM Tech. Dig., 1998, pp. 733–736.

C. Wang, J. P. Snyder, and J. R. Tucker, “Sub-40 nm PtSi Schottky S/D metal-oxide-semiconductor field-effect transistors,” Appl. Phys. Lett., vol. 74, no. 8, pp. 1174–1176, Feb. 1999.

J. Kedzierski, M. Leong, P. Xuan, J. Bokor, T.-J. King, and C. Hu, “Design analysis of thin-body silicide S/D devices,” in Proc. IEEE Int. SOI Conf., 2001, pp. 21–22.

R. Jhaveri, V. Nagavarapu, and J. C. S. Woo, “Asymmetirc Schottky tunneling source SOI MOSFET design for mixed-mode applications,” IEEE Trans. Electron Devices, vol. 56, no. 1, pp. 93–99, Jan. 2009.


Refbacks

  • There are currently no refbacks.


Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.