Power Computation Model of CMOS Based FPGA Used for Power Optimization
Abstract
Keywords
Full Text:
PDFReferences
J. Anderson and F. Najm “Power Estimation Techniques for FPGAs” IEEE Transactions on very large scale integration (VLSI) systems, vol.12, No. 10. pp 1015- 1027, oct. 2004.
J. Anderson and F. Najm “Active leakage power Optimization for FPGAs” in : ACM/SIGDA International Symposium on Field Programmable Gate Array, pp. 33 – 41, Monterey, CA,2004.
V. George and J. Rabey . Low – Energy FPGAs: Architecture and Design. Kluwer Academic Publishers, Boston, MA, 2001.
A. Bellaouar, M I Elmasry. Low – Power Digital VLSI Design, Circuits and Systems. Kluwer Academic Publishers. 1995.
J. Rabey. Digital Integrated Circuits: A Design Perspective. Printice Hall. 1996.
S. Turgis, N. Azemard, D. Auvergne. Explicit Evaluation of Short–circuit Power Dissipation for CMOS Logic Structures. Proceedings of ISLPD’95.
J.P. Uyemura. Fundamentals of MOS Digital Integrated Circuits. Addison Wesley. 1988.
Xilinx Inc. “Vertex – 4 Data Sheet: DC and Switching Characteristics”, at www. Xilinx.com
Altera, Power Comparison & Estimation Accuracy white paper http://altera.com/litreture/wp/wp_s2v4_pwr_acc.pdf
“Mixed Signal Power Management Tutorial” white paper http://actel.com/products/solution/powermgt
http://www.atmel.com/Technologies/lowpower, “ Reducing Power Consumption While maintaining performance”
Feili, Deming Chen, Lei He, Jason Cong, Architecture evalution for power efficient FPGAs, Proc. Of Int.Symp.on FPGA, 2003, pp 175 – 184.
C.Deng, Power Analysis for CMOS/BiCMOS Circuits, in Proc. Of 1994,international workshop on Low Power Design, pp 3- 8 , April’1994
Altera Corp., Power Calculator User Guide, March - 2004, Altera White Papers.
Refbacks
- There are currently no refbacks.
This work is licensed under a Creative Commons Attribution 3.0 License.