Open Access Open Access  Restricted Access Subscription or Fee Access

Development of a Simulation Platform for the Optimization of Fractional-N Phase-Locked Loops for Wireless Applications

Salwa Sahnoun, Ahmed Fakhfakh, Nouri Masmoudi, Hervé Levi


Nowadays, the current need consisting of
implementing more and more complex systems imply the need of developing new methodologies to make the computer aided design (CAD) product reliable in order to improve time to market, study
costs, reusability and reliability of the design process. The verification of analog and mixed signal designs is one of the major tasks in CAD.
The need for new analogue synthesis techniques that would be able to support a future high-level mixed-signal synthesis environment is increasing along with the advancement in technology and the evolution of commercial requirements. The emergence of VHDL-AMS since 1999 has provided a platform which can form the basis for high-level analogue and mixed-signal synthesis systems. Many efforts are focused on the development of new methodologies to integrate the Top-Down hierarchical design flow in a synthesis environment using VHDL-AMS. This paper proposes a simulation platform useful for the simulation and the optimization of fractional-N Phase Locked Loops (PLLs). The proposed platform uses VppSim interface to compute the PLL parameters, Simplorer 7.0 environment to simulate the PLL with a
VHDL-AMS description, a first optimization interface based on a genetic algorithm and a second optimization interface based on experimental designs. With the proposed platform, we have successfully adjusted the different parameters of a GPSK modulator composed of a Fractional-N Phase Locked Loop and a Sigma Delta modulator to respect the UMTS standard in terms of locking time, spurious level and phase noise.


Hierarchical Design, VHDL-AMS Description, Fractional-N PLL, Optimization, Genetic Algorithm, Experimental Designs, Lock Time, Spurious Level, Phase Noise, Simulation Platform.

Full Text:



Stensby J., “An Approximation of the Pull-Out Frequency Parameter in a

Second-Order PLL,” Proceedings of the 38th Southeastern Symposium

on System Theory Tennessee Technological University Cookeville, TN,

USA, 2006.

Shahruz S. M., “A Low-Noise and Fast-Locking Phase-Locked Loop,”

Proceedings of the American Control Conference Denver, Colorado,

Shahruz S. M., “Novel Phase-Locked Loops With Enhanced Locking

Capabilities,” Proceedings of the American Control Conference

Anchorage, AK, May 2002.

D Banerjee, D Brown, K Nguyen “Loop Filter Optimization”, National

Semiconductor, the Sight & Sound of information,

A Calaci et al, “Systematic Analysis & Optimization of

Analog/Mixed-Signal Circuits Balancing Accuracy and Design Time”,

SBCCI’10, September 6-9, 2010, Sao Paulo, SP, Brazil.

G Strube, “Robuste Verfahren zur Worst-Case-und-Ausbute-Analyse

analog integrierter Schaltungen”, Hieronymus Munchen, 1998, ISBN


Guo Yu, Peng Li “Yield-Aware Hierarchical Optimization of Large

Analog Integrated Circuits”, 978-1-4244-2820-5/08/$25.00 ©2008 IEEE.

J. Zou, D. Mueller, H Graeb and U. Schlichtmann, ”A CPPLL

hierarchical optimization methodology considering jitter, power and

locking time”, In Proc.of IEEE/ACM DAC, pages 19-24, July 2006.

T.Eeckelaert, R. Schoofs, G. Gielen, M. Steyaert and W. Sansen,

“Hierarchical bottom-up analog optimization methodologsssy validated

by a delta-sigma A/D converter design for the 802.11 a/b/g standard”, In

Proc.of IEEE/ACM DAC, pages 25-30, June 2006.

Michael H. Perrott “PLL Design Using the PLL Design Assistant

Program” July 2008.

M. H. Perrott, Theodore L. Tewksbury III, Charles G. Sodini, «A 27-mW

CMOS Fractional- Synthesizer Using Digital Compensation for 2.5-Mb/s

GFSK Modulation», IEEE journal of solid-state circuits, vol. 32, no. 12,

december 1997.

C. Fourtet «Modulation double port FSK/GFSK pour une utilisation en

DECT ou liens radio digitaux» Motorola Semiconducteurs S.A. Centre

Electronique de Toulouse.

S. Eloued, A. Fakhfakh and N. Masmoudi “Analogue synthesis

methodology using VHDL-AMS application to a frequency synthesizer

design”, SSD07, Tunisia.

Simplorer reference manual, 2003.

J. H. Holland, Adaptation in natural and artificial systems. Ann Arbor :

The University of Michigan Press, 1975.

K Holladay, « Design a PLL for specific loop bandwidth »,END

EUROPE,pp 64-66,October 2000,http//

T. Lundstedt, E. Seifert, L. Abramo, B. Thelin, Å. Nyström, J. Pettersen,

and R.Bergman, Experimental Design and optimisation, Chemometr.

Intell. Lab. Syst., 42 (1998) 3-240.

D. Mathieu, J. Nony, R. Phan-Tan-Luu, ”NEMROD-W software”,

LPRAI, Marseille, 2000.


  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.